Optimal design of a CMOS op-amp via geometric programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 1, 2001, Pages 1-21

  Del Mar Hershenson, Maria ^b   Boyd, Stephen P ^a,c   Lee, Thomas H ^c  

^a IEEE

^b Barcelona Design Inc   (United States)

^c Stanford University   (United States)

Author keywords

Circuit optimization; CMOS analog integrated circuits; Design automation; Geometric programming; Mixed analog digital integrated circuits; Operational amplifiers

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; GAIN MEASUREMENT; GLOBAL OPTIMIZATION; INTEGRATED CIRCUIT LAYOUT; TRANSISTORS;

GEOMETRIC PROGRAMMING;

OPERATIONAL AMPLIFIERS;

EID: 0035059137     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.905671     Document Type: Article

References (106)

1. Analog sign optimization by means of a tabu search approach
2. An improved frequency compensation technique for CMOS operational amplifiers
3. Trends in CAD of analog ICs
4. Circuit optimization driven by worst-case distances
5. A switched-capapcitor filter silicon compiler
6. Solution of generalized geometric programs
7. An integrated switched-capacitor filter design system
8. A survey of optimization techniques for integrated-circuit design
9. Synthesis tools for mixed-signal ICs: Progress on front-end and back-end strategies
10. How to automate analog IC designs
11. Analog design optimization: A case study
12. KOAN/ANAGRAM II: New tools for device-placement and routing
13. Linearizing geometric programs
14. Geometric programming: Methods, computations and applications
15. BLADES: An artificial intelligence approach to analog circuit design
16. Optimization of custom CMOS circuits by transistor sizing
17. A single-chip CMOS PCM codec with filters
18. An efficient method of synthesizing CMOS op-amps for globally optimal design
19. A top-down constraint-driven design methodology for analog integrated circuits
20. A video-driver system designed using a top-down, constraint-driven, methodoly
21. ILAC: An automated layout tool for analog CMOS circuits
22. Robustizing circuit optimization using Huber functions
23. IDAC: An interactive design tool for analog CMOS circuits
24. Toward an analog system design environment
25. WATOPT: An optimizer for circuit applications
26. A high performance low power CMOS channel filter
27. Interactive ac modeling and characterization of analog circuits via symbolic analysis
28. TILOS: A posynomial programming approach to transistor sizing
29. ISAAC: A symbolic simulator for analog integrated circuits
30. Analog circuit design optimization based on symbolic simulation and simulated annealing
31. MOS operational amplifier design - A tutorial overview
32. KANSYS: A CAD tool for analog circuit synthesis
33. OASYS: A framework for analog circuit synthesis
34. STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits
35. Design automation system for analog circuits based on fuzzy logic
36. CMOS op-amp dimensioning using multiphase optimization
37. CMOS operational amplifier design and optimization via geometric programming
38. Automated design of folded-cascode op-amps with sensitivity analysis
39. GPCAD: A tool for CMOS op-amp synthesis
40. CADICS: Cyclic analog-to-digital converter synthesis
41. A CMOS limiting amplifier and signal-strength indicator
42. OPASYN: A compiler for CMOS operational amplifiers
43. An infeasible interior-point algorithm for solving primal and dual geometric progams
44. DARWIN: CMOS op amp synthesis by means of a genetic algorithm
45. A charge-balancing monolithic A/D converter
46. Analog circuit sizing with constraint programming modeling and minimax optimization
47. Optimization of inductor circuits via geometric programming
48. Efficient minimax design of networks without using derivatives
49. High-performance analog module generation using nonlinear optimization
50. Sizing of cell-level analog circuits using constrained optimization techniques
51. Integer programming based topology selection of cell-level analog circuits
52. Rapid redesign of analog standard cells using constrained optimization techniques
53. A statistical optimization-based approach for automated sizing of analog cells
54. Synthesis of manufacturable analog circuits
55. A CMOS monolithic 3.5 digit A/D converter
56. SEAS: A simulated evolution approach for analog circuit synthesis
57. DELIGHT.SPICE: An optimization-based system for the design of integrated circuits
58. DELIGHT: An optimization-based computer-aided design system
59. Synthesis of high-performance analog circuits in ASTRX/OBLX
60. Operational amplifier compilation with performance optimization
61. A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS
62. Posynomial geometric programming as a special case of semi-infinite linear programming
63. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization
64. Wire sizing as a convex optimization problem: Exploring the area-delay tradeoff
65. A symbolic tool for analog circuit design automation
66. Measurement and analysis of charge injection in MOS analog switches
67. ECSTASY: A new environment for IC design optimization
68. Optimization-based transistor sizing
69. The monolithic op amp: A tutorial study
70. Statistical constrained optimization of analog MOS circuits using empirical performance tools
71. An intelligent analog IC design system based on manipulation of design equations
72. FASY: A fuzzy-logic based tool for analog synthesis
73. Analog silicon compiler for switched capacitor filters
74. Optimal wire and transistor sizing for circuits with nontree topology
75. Optimizing dominant time constant in RC circuits
76. Optimal design of opamps for oversampled converters
77. System for optimization of electronic circuits using genetic algorithm
78. Simulated annealing algorithm with multi-molecule: An approach to analog synthesis