Optimizing the match in weakly inverted MOSFET's by gated lateral bipolar action

IEEE Transactions on Electron Devices

Volumn 43, Issue 5, 1996, Pages 766-773

  Chen, Ming Jer ^a,b   Ho, Jih Shin ^b   Chang, Dang Yang ^b  

^a IEEE

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; ELECTRIC CURRENT MEASUREMENT; ELECTRIC CURRENTS; GATES (TRANSISTOR); MATHEMATICAL MODELS; OPTIMIZATION; STATISTICAL METHODS;

BODY EFFECT COEFFICIENT; DRAIN CURRENT; FLAT BAND VOLTAGE; WEAKLY INVERTED DEVICE;

MOSFET DEVICES;

EID: 0030150153     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.491254     Document Type: Article

References (15)

1. E. A. Vittoz, "Micropower techniques," in Design of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 104-144.
2. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
3. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SSC-21, pp. 1057-1066, Dec. 1986.
4. M. J. M. Pelgrom, A. C. J. Duinmaiger, and A. P. G. Welbers, ''Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
5. C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog MOS integrated circuit," IEEE J. Solid-State Circuits, vol. 27, pp. 154-165, Feb. 1992.
6. A. Pavasovic, "Subthreshold region MOSFET mismatch analysis and modeling for analog VLSI systems." Ph.D. Dissertation. The Johns Hopkins University, Baltimore, MD, 1990.
7. F. Forti and M. E. Wright, "Measurement of MOS current mismatch in the weak inversion region," IEEE J. Solid-State Circuits, vol. 29, pp. 138-142, Feb. 1994.
8. M. J. Chen, J. S. Ho, and T. H. Huang, "Dependence of current match on back-gate bias in weakly inverted MOS transistors and its modeling," IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 259-262, Feb. 1996.
9. S. Verdonckt-Vandcbrock, S. S. Wong, J. C. S. Woo, and P. K. Ko, "High-gain lateral bipolar action in a MOSFET structure." IEEE Trans. Electron. Devices, vol. 38, pp. 2487-2496, Nov. 1991.
10. T. H. Huang and M. J. Chen, "Empirical modeling for gate-controlled collector current of lateral bipolar transistors in an n-MOSFET structure," Solid-State Electronics, vol. 38, pp. 115-119, Jan. 1995.
11. _, "Base current reversal phenomenon in a CMOS compatible high-gain n-p-n gated lateral bipolar transistor," IEEE Trans. Electron. Devices, vol. 42, pp. 321-327, Feb. 1995.
12. A. Papoulis, Probability, Random Variable and Stochastic Processes. Kogakusha, Tokyo: McGraw-Hill, 1965.
13. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
14. E. A. Vittoz, "MOS transistors operated in the lateral bipolar mode and their application in CMOS technology," IEEE J. Solid-State Circuits, vol. SSC-18, pp. 273-279, June 1983.
15. T. W. Pan and A. Abidi, "A 50-db variable gain amplifier using parasitic bipolar transistors in CMOS," IEEE J. Solid-State Circuits, vol. 24. pp. 951-961, Aug. 1989.