Fully-depleted SOI CMOS for analog applications

IEEE Transactions on Electron Devices

Volumn 45, Issue 5, 1998, Pages 1010-1016

  Colinge, Jean Pierre ^a  

^a Davis   (United States)

Author keywords

Analog integrated circuits; HF amplifiers; Microwave circuits; Random access memories; Silicon on insulator technology; SIMOX; Thermal factors

Indexed keywords

CMOS INTEGRATED CIRCUITS; HIGH FREQUENCY AMPLIFIERS; HIGH TEMPERATURE OPERATIONS; LINEAR INTEGRATED CIRCUITS; MICROWAVE CIRCUITS; MOSFET DEVICES; RANDOM ACCESS STORAGE; TRANSCONDUCTANCE;

ANALOG INTEGRATED CIRCUITS;

SILICON ON INSULATOR TECHNOLOGY;

EID: 0032074892     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.669511     Document Type: Article

References (47)

1. D. Flandre, L. F. Ferreira, P. G. A. Jespers, and J.-P. Colinge, "Modelling and application of fully-depleted SOI MOSFET's for low-voltage, low-power analogue CMOS circuits," Solid-State Electron., vol. 39, no. 4. p. 455, 1996.
2. J.-P. Colinge, Silicon-on-lnsulator Technology: Materials to VLSI, 2nd éd. Norwell, MA: Kluwer, 1997.
3. F. Silveira, D. Flandre, and P. G. A. Jespers, "A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," IEEE J. SolidState Circuits, vol. 31, p. 1314, Sept. 1996.
4. E. A. Vittoz, "Low-power designs: Ways to approach the limits," in Tech. Dig. Papers, ISSCC, 1994, p. 14.
5. F. Silveira, D. Flandre, and P. G. A. Jespers, "A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," IEEE J. SolidState Circuits, vol. 31, p. 1314, Sept. 1996.
6. T. Fuse, Y. Oowaki, M. Terauchi, S. Watanabe, M. Yoshimi, K. Ohuchi, and J. Matsunaga, "0.5 V SOI CMOS pass-gate logic," in Dig. Tech. Papers, ISSCC, 1996, p. 88.
7. E. A. Vittoz, "Design of low-voltage, low-power IC's," in P roc. 23rd ESSDERC, J. Borel, P. Gentil, J. P. Noblanc, A. Nouhaillat, and M. Verdone, Eds. Editions Frontières, 1993, p. 927.
8. T. Eimori, T. Oashi, H. Kimura, Y. Yamaguchi, T. Iwamatsu, T. Tsuruda, K. Suma, H. Hidaka, Y. Inoue, T. Nishimura, S. Satoh, and M. Miyoshi, "ULSI DRAM/SIMOX with stacked capacitor cells for low-voltage operation," in IEDM Tech. Dig., 1993, p. 45.
9. T. Oashi, T. Eimori, F. Morishita, T. Iwamatsu, Y. Yamaguchi, F. Okuda, K. Shimomura, H. Shimano, S. Sakashita, K. Arimoto, Y. Inoue, 5. Komori, M. Inuishi, T. Nishimura, and H. Miyoshi, in "16 Mb DRAM/SOI technologies for sub-l-V operation," in IEDM Tech. Dig., 1996, p. 609.
10. K. Shimomura, H. Shimano, F. Okuda, N. Sakashita, T. Oashi, Y. Yamaguchi, T. Eimori, M. Inuishi, K. Arimoto, S. Maegawa, Y. Inoue, T. Nishimura, S. Komori, K. Kyuma, A. Yasuoka, and H. Abe, "A IV 46 ns 16 Mb SOI DRAM with body control technique," in Dig. Tech. Papers, ISSCC, 1997, p. 68.
11. Y. Hu, C. Teng, T. W. Houston, K. Joyner, and T. J. Aton, "Design and performance of SOI pass transistors for 1 Gbit DRAM's," in Dig. Tech. Papers, Symp. VLSI Technol, 1996, p. 128.
12. A. Chatterjee, J. Liu, S. Aur, P. K. Mozumder, M. Rodder, and I. C. Chen, "Pass transistor designs using pocket implant to improve manufacturability for 256 Mbit DRAM and beyond," in IEDM Tech. Dig., 1994, p. 87.
13. T. Oashi, T. Eimori, F. Morishita, T. Iwamatsu, Y. Yamaguchi, F. Okuda, K. Shimomura, H. Shimano, S. Sakashita, K. Arimoto, Y. Inoue, S. Komori, M. Inuishi, T. Nishimura, and H. Miyoshi, "16 Mb DRAM/SOI technologies for sub-l-V operation," in IEDM Tech. Dig., 1996, p. 609.
14. K. Shimomura, H. Shimano, F. Okuda, N. Sakashita, T. Oashi, Y. Yamaguchi, T. Eimori, M. Inuishi, K. Arimoto, S. Maegawa, Y. Inoue, T. Nishimura, S. Komori, K. Kyuma, A. Yasuoka, and H. Abe, "A IV 46 ns 16 Mb SOI DRAM with body control technique," in Dig. Tech. Papers, ISSCC, 1997, p. 68.
15. D. Flandre, B. Gentinne, J. P. Eggermont, and P. G. A. Jespers, "Design of thin-film fully depleted SOI CMOS analog circuits significantly outperforming bulk implementations," in Proc. IEEE Int. SOI Conf., 1994, p. 99.
16. Y. Omura and K. Izumi, "A new model of switching operation in fullydepleted ultra-thin-film CMOS/SIMOX," IEEE Electron Device Lett., vol. 12, p. 655, Dec. 1991.
17. I. Rahim, I. Lim, J. Foerstner, and B. Y. Hwang, "Comparison of SOI versus bulk silicon substrate crosstalk properties for mixed-mode IC's," in Proc. IEEE Int. SOI Conf., 1992, p. 170.
18. K. Joardar, "Substrate crosstalk in BiCMOS mixed-mode integrated circuits," Solid-State Electron., vol. 39, no. 4, p. 511, 1996.
19. I. Rahim, I. Lim, J. Foerstner, and B. Y. Hwang, "Comparison of SOI versus bulk silicon substrate crosstalk properties for mixed-mode IC's," in Proc. IEEE Int. SOI Conf., 1992, p. 170.
20. A. Viviani, J. P. Raskin, D. Flandre, J.-P. Colinge, and D. Vanoenacker, "Extended study of crosstalk in SOI-SIMOX substrates," in IEDM Tech. Dig., 1995, p. 713.
21. P. Francis, A. Terao, B. Gentinne, D. Flandre, and J.-P. Colinge, "SOI technology for high-temperature applications," in IEDM Tech. Dig., 1992, p. 353.
22. B. Gentinne, J. P. Eggermont, D. Flandre, and J.-P. Colinge, "Fully depleted SOI-CMOS technology for high-temperature 1C applications," Mater. Sei. Eng., vol. B-46, pp. 1-7, 1997.
23. B. Gentinne, J. P. Eggermont, and J.-P. Colinge, "Performances of SOI CMOS OTA combining ZTC and gain-boosting techniques," Electron. Lett., vol. 32, no. 24, p. 2092, 1995.
24. M. Verbeck, C. Zimmermann, and H.-L. Fiedler, "A MOS switchedcapacitor ladder filter in SIMOX technology for high-temperature applications up to 300 °C," IEEE J. Solid-State Circuits, vol. 31, p. 908, July 1996.
25. A. Viviani, D. Flandre, and P. Jespers, "A SOI-CMOS micro-power first-order sigma-delta modulator," in Proc. IEEE SOI Conf., 1996, p. 110.
26. R. N. Simons, "Novel coplanar stripline to slotline transition on highresistivity silicon," Electron. Lett., vol. 30, p. 654, 1994.
27. J. P. Raskin, I. Huynen, R. Gillon, D. Vanhoenacker, and J.-P. Colinge, "A low-voltage, low-power microwave SOI MOSFET," in Proc. IEEE Int. SOI Conf., 1996, p. 128.
28. A. Hürrich, P. Hübler, D. Eggert, H. Kiick, W. Barthel, W. Budde, and M. Raab, "SOI-CMOS technology with monolithically integrated active and passive RF devices on high resistivity SIMOX substrates," in Proc. IEEE Int. SOI Conf., 1996, p. 130.
29. R. Gillon, J. P. Raskin, D. Vanhoenacker, and J.-P. Colinge, "Modelling and optimising the SOI MOSFET in view of MMIC applications," in Proc. Europ. Microwave Conf. Bologna, Italy, 1995, pp. 543-547.
30. Y. Hu, C. Teng, T. W. Houston, K. Joyner, and T. J. Aton, "Design and performance of SOI pass transistors for 1 Gbit DRAM's," in Dig. Tech. Papers, Symp. VLSI Technol., 1996, p. 128.
31. B. Gentinne, J. P. Eggermont, and J.-P. Colinge, "Performances of SOI CMOS OTA combining ZTC and gain-boosting techniques," Electron. Lett. vol. 32, no. 24, p. 2092, 1995.
32. J.-P. Colinge, J. P. Eggermont, D. Flandre, P. Francis, and P. G. A. Jespers, "Potential of SOI for analog and mixed analog-digital lowpower applications," in ISSCC Tech. Dig.," 1995, p. 194.
33. J. P. Eggermont, D. Flandre, R. Gillon, and J.-P. Colinge, "A 1-GHz operational transconductance amplifier in SOI technology," in Proc. Int. SOI Conf., 1995, p. 127.
34. J. P. Eggermont, D. De Ceuster, D. Flandre, B. Gentinne, P. G. A. Jespers, and J.-P. Colinge, "Design of SOI CMOS operational amplifiers for applications up to 300 °C," IEEE J. Solid-State Circuits, vol. 31, pp. 179-186, Feb. 1996.
35. A. L. Caviglia, R. C. Potter, and L. J. West, "Microwave performances of SOI n-MOSFETs and coplanar waveguides," IEEE Electron Device Lett., vol. 12, p. 26, Jan. 1991.
36. A. E. Schmilz, R. H. Waiden, L. E. Larson, S. E. Rosenbaum, R. A. Metzger, J. R. Behnke, and P. A. Macdonald, "A deep-submicrometer microwave/digital CMOS/SOS technology," IEEE Electron Device Lett. vol. 12, p. 16, Jan. 1991.
37. A. K. Agarwal, M. C. Driver, M. H. Hanes, H. M. Hobgood, P. G. McMullin, H. C. Nathanson, T. W. O'Keefe, T. J. Smith, J. R. Szedon, and R. N. Thomas, "MICROX- An advanced silicon technology for microwave circuits up to X-band," in IEDM Tech. Dig., 1991, p. 687.
38. M. H. Hanes, A. K. Agarwal, T. W. O'Keefe, H. M. Hobgood, J. R. Szedon, T. J. Smith, R. R. Siergiej, P. G. McMullin, H. C. Nathanson, M. C. Driver, and N. R. Thomas, "MICROX-An all-silicon technology for monolithic microwave integrated circuits," IEEE Electron Device Lett., vol. 7, p. 219, 1993.
39. J.-P. Colinge, J. Chen, D. Flandre, J. P. Raskin, R. Gillon, and D. Vanhoenaecker, "A low-voltage, low-power microwave SOI MOSFET," in Proc. IEEE Int. SOI Conf., 1996, p. 128.
40. J. Chen, J.-P. Colinge, D. Flandre, R. Gillon, J. P. Raskin, and D. Vanhoenacker, "Comparison of TiSi2, CoSi2, and NiSi for thin-film silicon-on-insulator applications," J. Electrochem. Soc., vol. 144, no. 7, p. 2437, 1997.
41. A. Hürrich, P. Hübler, D. Eggert, H. Kuck, W. Barthel, W. Budde, and M. Raab, "SOI-CMOS technology with monolithically integrated active and passive RF devices on high resistivity SIMOX substrates," in Proc. IEEE Int. SOI Conf., 1996, p. 130.
42. max low-noise thin-film silicon-on-sapphire MOSFET's," in Proc. IEEE Int. SOI Conf., 1995, p. 18.
43. P. R. de la Houssaye, C. E. Chang, B. Offord, G. Imthurn, R. Johnson, P. M. Asbeck, G. A. Garcia, and I. Lagnado, "Microwave performance of optically fabricated T-gate thin-film silicon-on-sapphire based MOSFET's," IEEE Electron Device Lett., vol. 16, p. 289, June 1995.
44. D. Eggert, P. Huebler, A. Huerrich, H. Kueck, W. Budde, and M. Vorwerk, "A SOI-RF-CMOS technology on high-resistivity SIMOX substrates for microwave applications up to 5 GHz," IEEE Trans. Electron Devices, vol. 44, pp. 1981-1989, Nov. 1997.
45. V. Ferlet-Cavrois, C. Marcandella, J. L. Pelloie, C. Raynaud, and O. Faynot, "High-frequency performances of a SOI technology for low-power, low-voltage applications,", in Silicon-On-Insulator Technology and Devices VIII, Electrochem. Soc. Proc, vol. PV 97-23, S. Cristoloveanu, Ed. Pennington, NJ: The Electrochem. Soc., 1997, p. 373.
46. I. Lagnado and P. de la Houssaye, "TFSOS: quo vadis," in Silicon-OnInsulator Technology and Devices VIII, Electrochem. Soc. Proc., vol. PV 97-23, S. Cristoloveanu, Ed. Pennington, NJ: The Electrochem. Soc., 1997, p. 329.
47. D. Hisamoto, S. Tanaka, T. Tanimoto, Y. Nakamura, and S. Kimura, "Silicon RF devices fabricated by ULSI process featuring 0.1-μm SOICMOS and suspended inductors," in Tech. Dig. Symp. VLSI Technol., 1996, p. 104.