Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 1, 2009, Pages 3-21

  Marculescu, Radu ^a   Ogras, Umit Y ^b,c   Peh, Li Shiuan ^d   Jerger, Natalie Enright ^e,f   Hoskote, Yatin ^c  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c INTEL CORPORATION   (United States)

^d Princeton University   (United States)

^e Wisconsin Electric Machines and Power Electronics Consortium   (United States)

^f UNIVERSITY OF TORONTO   (Canada)

Author keywords

Energy and power consumption; Multiprocessor systems on chip (MPSoCs); Networks on chip (NoCs); On chip communication

Indexed keywords

COMMUNICATION INFRASTRUCTURE; COMMUNICATION PARADIGM; COMMUNICATION PROBLEMS; GENERAL DESCRIPTION; GLOBAL INTERCONNECTS; MICRO ARCHITECTURES; MULTIPROCESSOR SYSTEMS ON CHIPS; NETWORK-ON-CHIP ARCHITECTURES; NETWORKS ON CHIPS; NOC ARCHITECTURES; NOC DESIGN; ON CHIP COMMUNICATION; ON CHIPS; POWER CONSUMPTION; PROBLEM DESCRIPTION; RESEARCH PROBLEMS;

FAULT TOLERANCE; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE; RESEARCH; ROUTERS; VLSI CIRCUITS;

COMMUNICATION;

EID: 66549114708     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.2010691     Document Type: Article

References (181)

1. P. Abad, V. Puente, J. A. Gregorio, and P. Prieto, "Rotary router: An efficient architecture for CMP interconnection networks," in Proc. Int. Symp. Comput. Architecture, Jun. 2007, pp. 116-125.
2. A. Adriahantenaina and A. Greiner, "Micro-network for SoC: Implementation of a 32-port SPIN network," in Proc. Des., Autom. Test Eur. Conf., Mar. 2003, pp. 1128-1129.
3. M. A. Al Faruque, T. Ebi, and J. Henkel, "Run-time adaptive on-chip communication scheme," in Proc. Int. Conf. Comput.-Aided Des., San Jose, CA, 2007, pp. 26-31.
4. A. M. Amory et al., "A scalable test strategy for network-on-chip routers," in Proc. IEEE Int. Test Conf., Nov. 2005, pp. 591-599.
5. F. Angiolini, P. Meloni, S. Carta, L. Benini, and L. Raffo, "Contrasting a NoC and a traditional interconnect fabric with layout awareness," in Proc. Des., Autom. Test Eur. Conf., Mar. 2006, pp. 124-129.
6. F. Angiolini, D. Atienza, S. Murali, L. Benini, and G. De Micheli, "Reliability support for on-chip memories using networks-on-chip," in Proc. Int. Conf. Comput. Des., Oct. 2006, pp. 389-396.
7. G. Ascia, V. Catania, and M. Palesi, "Multi-objective mapping for meshbased NoC architectures," in Proc. Int. Conf. Hardware-Softw. Codesign Syst. Synthesis, Sep. 2004, pp. 182-187.
8. W. Bainbridge and S. Furber, "Delay insensitive system-on-chip interconnect using 1-of-4 data encoding," in Proc. Int. Symp. Asynchronous Circuits Syst., Mar. 2001, pp. 118-126.
9. J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," in Proc. Int. Conf. Supercomputing, Jun. 2006, pp. 187-198.
10. N. Banerjee, P. Vellank, and K. S. Chatha, "A power and performance model for network-on-chip architectures," in Proc. Des., Autom. Test Eur. Conf., Feb. 2004, pp. 1250-1255.
11. T. A. Bartic et al., "Highly scalable network on chip for reconfigurable systems," in Proc. Int. Symp. Syst.-on-Chip, Nov. 2003, pp. 79-82.
12. P. Beerel and M. E. Roncken, "Low power and energy efficient asynchronous design," J. Low Power Electron., vol. 3, no. 3, pp. 234-253, Dec. 2007.
13. E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, "An asynchronous NOC architecture providing low latency service and its multi-level design framework," in Proc. Int. Symp. Asynchronous Circuits Syst., May 2005, pp. 54-63.
14. E. Beigne, F. Clermidy, S. Miermont, and P. Vivet, "Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC," in Proc. Int. Symp. Netw. Chip, 2008, pp. 129-138.
15. L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
16. D. Bertozzi et al., "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans. Parallel Distrib. Syst., vol. 16, no. 2, pp. 113-129, Feb. 2005.
17. D. Bertozzi, L. Benini, and G. De Micheli, "Error control schemes for on-chip communication links: The energy-reliability tradeoff," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 6, pp. 818-831, Jun. 2005.
18. D. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali, "Supporting task migration in multi-processor systems-on-chip: A feasibility study," in Proc. Des., Autom. Test Eur. Conf., Mar. 2006, pp. 1-6.
19. P. Bhojwani, J. D. Lee, and R. Mahapatra, "SAPP: Scalable and adaptable peak power management in NoCs," in Proc. Int. Symp. Low Power Electron. Devices, Aug. 2007, pp. 340-345.
20. T. Bjerregaard and J. Sparso, "A router architecture for connectionoriented service guarantees in the MANGO clockless network-on-chip," in Proc. Des., Autom. Test Eur. Conf., Mar. 2005, pp. 1226-1231. (Pubitemid 44172177)
21. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," ACM Comput. Surv., vol. 38, no. 1, pp. 1-51, Mar. 2006.
22. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: Characterization and architectural implications," Princeton Univ., Princeton, NJ, Tech. Rep. TR-811-08, Jan. 2008.
23. P. Bogdan, T. Dumitras, and R. Marculescu, "Stochastic communication: A new paradigm for fault-tolerant networks-on-chip," Hindawi VLSI Design, Feb. 2007.
24. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS architecture and design process for network on chip," J. Syst. Architecture: EUROMICRO J., vol. 50, no. 2/3, pp. 105-128, Feb. 2004.
25. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "Routing table minimization for irregular mesh NoCs," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 942-947.
26. J. W. van den Brand, C. Ciordas, K. Goossens, and T. Basten, "Congestion-controlled best-effort communication for networks-onchip," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 948-953.
27. G. Campobello, M. Castano, C. Ciofi, and D. Mangano, "GALS networks on chip: A new solution for asynchronous delay-insensitive links," in Proc. Des., Autom. Test Eur. Conf., Mar. 2006, pp. 160-165.
28. L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli, "Theory of latency-insensitive design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 9, pp. 1059-1076, Sep. 2001.
29. V. Catania, R. Holsmark, S. Kumar, and M. Palesi, "A methodology for design of application specific deadlock-free routing algorithms for NoC systems," in Proc. Int. Conf. Hardware-Softw. Codesign Syst. Synthesis, Oct. 2006, pp. 142-147.
30. J. Chan and S. Parameswaran, "NoCEE: Energy macro-model extraction methodology for network on chip routers," in Proc. Int. Conf. Comput.- Aided Des., Nov. 2005, pp. 254-259.
31. S. C. Chan, K. L. Shepard, and P. J. Restle, "Design of resonant global clock distributions," in Proc. Int. Conf. Comput. Des., Oct. 2003, pp. 248-253.
32. M. F. Chang et al., "CMP network-on-chip overlaid with multi-band RFinterconnect," in Proc. Int. Symp. High-Performance Comput. Architecture, Feb. 2008, pp. 191-202.
33. T. Chelcea and S. M. Nowick, "Robust interfaces for mixed-timing systems with application to latency-insensitive protocols," in Proc. Des. Autom. Conf., Jun. 2001, pp. 21-26.
34. X. Chen and L. Peh, "Leakage power modeling and optimization in interconnection networks," in Proc. Int. Symp. Low Power Electron. Des., Aug. 2003, pp. 90-95.
35. C.-L. Chou and R. Marculescu, "Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1866-1879, Oct. 2008.
36. M. Colajanni, B. Ciciani, and F. Quaglia, "Performance analysis of wormhole switching with adaptive routing in a two-dimensional torus," in Proc. Int. Eur.-Par Conf. Parallel Process., 1999, vol. 1685, pp. 165-172.
37. J. Cortadella, M. Kishinevsky, and B. Grundmann, "Synthesis of synchronous elastic architectures," in Proc. Des., Autom. Conf., Jul. 2006, pp. 657-662.
38. A. K. Coskun, T. S. Rosing, and K. Whisnant, "Temperature aware task scheduling in MPSoCs," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 1659-1664.
39. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Mateo, CA: Morgan Kaufmann, 2004.
40. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. Des. Autom. Conf., Jun. 2001, pp. 684-689.
41. W. J. Dally, "Virtual-channel flow control," IEEE Trans. Parallel Distrib. Syst., vol. 3, no. 2, pp. 194-205, Mar. 1992.
42. J. Dielissen, A. Radulescu, K. Goossens, and E. Rijpkema, "Concepts and implementation of the Philips network-on-chip," IP-Based SoC Design, 2003.
43. R. Dobkin, R. Ginosar, and C. Sotiriou, "Data synchronization issues in GALS SoCs," in Proc. Int. Symp. Asynchronous Circuits Syst., Apr. 2004, pp. 170-179.
44. J. Draper and J. Ghosh, "A comprehensive analytical model for wormhole routing in multicomputer systems," J. Parallel Distrib. Comput., vol. 23, no. 2, pp. 202-214, Nov. 1994.
45. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach. San Mateo, CA: Morgan Kaufmann, 2002.
46. J. Duato et al., "A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks," in Proc. Int. Symp. High-Performance Comput. Architecture, Feb. 2005, pp. 108-119.
47. N. Eisley and L. Peh, "High-level power analysis for on-chip networks," in Proc. Int. Conf. Compilers, Architectures Synthesis Embedded Syst., Sep. 2004, pp. 104-115.
48. N. Enright-Jerger, L. Peh, and M. Lipasti, "Circuit-switched coherence," in Proc. Int. Symp. Netw.-on-Chips, May 2008, pp. 193-202.
49. N. Enright-Jerger, L.-S. Peh, and M. Lipasti, "Virtual circuit tree multicasting: A case for on-chip hardware multicast support," in Proc. Int. Symp. Comput. Architecture, Jun. 2008, pp. 229-240.
50. A. Ejlali, B. M. Al-Hashimi, P. Rosinger, and S. G. Miremadi, "Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 1647-1652.
51. N. Genko, G. De Micheli, D. Atienza, J. Mendias, R. Hermida, and F. Catthoor, "A complete network-on-chip emulation framework," in Proc. Des., Autom. Test Eur. Conf., Mar. 2005, pp. 246-251.
52. C. M. Goldfeder, "Frequency-based code placement for embedded multiprocessors," in Proc. Des. Autom. Conf., Jul. 2005, pp. 696-699.
53. K. Goossens et al., "A design flow for application-specific networks on chip with guaranteed performance to accelerate SoC design and verification," in Proc. Des., Autom. Test Eur. Conf., Mar. 2005, pp. 1182-1187. (Pubitemid 44172170)
54. P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. C. Burger, "Implementation and evaluation of on-chip network architectures," in Proc. Int. Conf. Comput. Des., Oct. 2006, pp. 477-484.
55. C. Grecu, P. P. Pande, B.Wang, A. Ivanov, and R. Saleh, "Methodologies and algorithms for testing switch-based NoC interconnects," in Proc. Int. Symp. Defect Fault Tolerance VLSI Syst., Oct. 2005, pp. 238-246.
56. C. Grecu, A. Ivanov, P. P. Pande, A. Jantsch, E. Salminen, U. Ogras, and R. Marculescu, "Towards open network-on-chip benchmarks," in Proc. Int. Symp. Netw.-on-Chip, May 2007, p. 205.
57. F. Gruian, "Hard real-time scheduling for low-energy using stochastic data and DVS processors," in Proc. Int. Symp. Low-Power Electron. Des., Aug. 2001, pp. 46-51.
58. Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "Efficient link capacity and QoS design for network-on-chip," in Proc. Des., Autom. Test Eur. Conf., Mar. 2006, pp. 9-14.
59. A. Hansson, M. Coenen, and K. Goossens, "Undisrupted quality-ofservice during reconfiguration of multiple applications in networks on chip," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 954-959.
60. A. Hansson, K. Goossens, and A. Radulescu, "A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic," Hindawi VLSI Design, May 2007.
61. M. Harmanci, N. Escudero, Y. Leblebici, and P. Ienne, "Quantitative modeling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip," in Proc. Int. Symp. Circuits Syst., May 2005, pp. 1782-1785.
62. J. Henkel, W. Wolf, and S. Chakradhar, "On-chip networks: A scalable, communication-centric embedded system design paradigm," in Proc. VLSI Des., Jan. 2004, pp. 845-851.
63. W. H. Ho and T. M. Pinkston, "A methodology for designing efficient on-chip interconnects on well-behaved communication patterns," in Proc. Int. Symp. High-Performance Comput. Architecture, Feb. 2003, pp. 377-388.
64. M. Horowitz, R. Ho, and K. Mai, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr. 2001.
65. M. Hosseinabady, A. Dalirsani, and Z. Navabi, "Using the inter-and intra-switch regularity in NoC switch testing," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 361-366.
66. P. Hu and L. Kleinrock, "An analytical model for wormhole routing with finite size input buffers," in Proc. 15th Int. Teletraffic Congr., Jun. 1997, pp. 549-560.
67. J. Hu and R. Marculescu, "Energy-aware mapping for tile-based NOC architectures under performance constraints," in Proc. Asia South Pacific Des. Autom. Conf., Kitakyushu, Japan, Jan. 2003, pp. 233-239.
68. J. Hu and R. Marculescu, "Communication and task scheduling of application-specific networks-on-chip," Proc. Inst. Elect. Eng. - Comput. Digit. Tech., vol. 152, no. 5, pp. 643-651, Sep. 2005.
69. J. Hu and R. Marculescu, "DyAD - Smart routing for networks-onchip," in Proc. Des. Autom. Conf., Jun. 2004, pp. 260-263.
70. J. Hu and R. Marculescu, "Energy-and performance-aware mapping for regular NoC architectures," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 4, pp. 551-562, Apr. 2005.
71. J. Hu, U. Y. Ogras, and R. Marculescu, "System-level buffer allocation for application-specific networks-on-chip router design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 12, pp. 2919-2933, Dec. 2006.
72. W. Hung et al., "Thermal-aware IP virtualization and placement for networks-on-chip architecture," in Proc. Int. Conf. Comput. Des., 2004, pp. 430-437.
73. K. Z. Ibrahim, "Correlation between detailed and simplified simulations in studying multiprocessor architecture," in Proc. Int. Conf. Comput. Des., Oct. 2005, pp. 387-392.
74. Networks-on-Chip, A. Jantsch and H. Tenhunen, Eds. Norwell, MA: Kluwer, 2003.
75. A. Jantsch, R. Lauter, and A. Vitkowski, "Power analysis of link level and end-to-end data protection in networks on chip," in Proc. Int. Symp. Circuits Syst., May 2005, pp. 1770-1773.
76. A. P. Jose, G. Patounakis, and K. L. Shepard, "Near speed-of-light onchip interconnects using pulsed current-mode signalling," in Proc. Symp. VLSI Circuits, Jun. 2005, pp. 108-111.
77. S. W. Keckler et al., "A wire-delay scalable microprocessor architecture for high performance systems," in Proc. Solid-State Circuits Conf., Feb. 2003, pp. 168-169.
78. B. Kim and V. Stojanovic, "Equalized interconnects for on-chip networks: Modeling and optimization framework," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2007, pp. 552-559.
79. D. Kim, K. Kim, J. Kim, S. Lee, and H. Yoo, "Solutions for real chip implementation issues of NoC and their application to memory-centric NoC," in Proc. Int. Symp. Netw.-on-Chips, May 2007, pp. 30-39.
80. E. J. Kim et al., "Energy optimization techniques in cluster interconnects," in Proc. Int. Symp. Low Power Electron. Des., Aug. 2003, pp. 459-464.
81. M. Kim, D. Kim, and G. E. Sobelman, "Adaptive scheduling for CDMAbased networks-on-chip," in Proc. IEEE Northeast Workshop Circuits Syst., May 2005, pp. 357-360.
82. J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff, "Energy characterization of a tiled architecture processor with on-chip networks," in Proc. Int. Symp. Low Power Electron. Des., Aug. 2003, pp. 424-427.
83. J. Kim, D. Park, C. Nicopoulos, V. Narayanan, and C. Das, "Design and analysis of an NoC architecture from performance, reliability and energy perspective," in Proc. 1st Symp. Architectures Netw. Commun. Syst., Oct. 2005, pp. 173-182.
84. J. Kim, C. A. Nicopoulos, D. Park, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, "A gracefully degrading and energy-efficient modular router architecture for on-chip networks," in Proc. Int. Symp. Comput. Architecture, Jun. 2006, pp. 4-15.
85. J. Kim et al., "A novel dimensionally-decomposed router for on-chip communication in 3D architectures," in Proc. Int. Symp. Comput. Architecture, Jun. 2007, pp. 138-149.
86. J. Kim, W. J. Dally, and D. Abts, "Flattened butterfly: A costefficient topology for high-radix networks," in Proc. Int. Symp. Comput. Architecture, Jun. 2007, pp. 126-137.
87. T. Kogel et al., "A modular simulation framework for architectural exploration of on-chip interconnection networks," in Proc. Int. Conf. Hardware-Software Codesign Syst. Synthesis, Oct. 2003, pp. 7-12.
88. A. Kumar, L. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: Towards the ideal interconnection fabric," in Proc. Int. Symp. Comput. Architecture, Jun. 2007, pp. 150-161.
89. R. Kumar, V. Zyuban, and D. M. Tullsen, "Interconnections in multicore architectures: Understanding mechanisms, overheads and scaling," in Proc. Int. Symp. Comput. Architecture, Jun. 2005, pp. 408-419.
90. K. Lahiri et al., "Evaluation of the traffic-performance characteristics of system-on-chip communication architectures," in Proc. Int. Conf. VLSI Des., Oct. 2000, pp. 29-35.
91. H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus and network-on-chip approaches," ACM Trans. Des. Autom. Electron. Syst., vol. 12, no. 3, pp. 1-20, Aug. 2007.
92. J. W. Lee, A. Ng, and K. Asanovic, "Globally-synchronized frames for guaranteed quality-of-service in on-chip networks," in Proc. Int. Symp. Comput. Architecture, 2008, pp. 89-100.
93. K. Lee et al., "A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform," in Proc. Int. Solid-State Circuits Conf., Feb. 2004, pp. 152-518.
94. T. Lehtonen, P. Liljeberg, and J. Plosila, "Fault tolerance analysis of NoC architectures," in Proc. Int. Symp. Circuits Syst., May 2007, pp. 361-364.
95. L. F. Leung and C. Y. Tsui, "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems," in Proc. Des. Autom. Conf., Jul. 2006, pp. 833-838.
96. F. Li, G. Chen, and M. Kandemir, "Compiler-directed voltage scaling on communication links for reducing power consumption," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 456-460.
97. J. Liang, A. Laffely, S. Srinivasan, and R. Tessier, "An architecture and compiler for scalable on-chip communication," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 7, pp. 711-726, Jul. 2004.
98. T. Lin and L. T. Pileggi, "Throughput-driven IC communication fabric synthesis," in Proc. Int. Conf. Comput.-Aided Des., 2002, pp. 274-279.
99. C. Liu, J. Shi, E. Cota, and V. Iyengar, "Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking," in Proc. VLSI Test Symp., May 2005, pp. 349-354.
100. Z. Lu, M. Liu, and A. Jantsch, "Layered switching for networks on chip," in Proc. Des. Autom. Conf., Jun. 2007, pp. 122-127.
101. J. Luo and N. K. Jha, "Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2000, pp. 357-364.
102. T. S. Mak, P. Sedcole, P. Y. Cheung, W. Luk, and K. P. Lam, "A hybrid analog-digital routing network for NoC dynamic routing," in Proc. Int. Symp. Netw.-on-Chip, May 2007, pp. 173-182.
103. J. Madsen, S. Mahadevan, K. Virk, and M. Gonzales, "Network-on-chip modeling for system-level multiprocessor simulation," in Proc. IEEE Int. Real-Time Syst. Symp., Dec. 2003, pp. 265-274.
104. S. Mahadevan et al., "A network traffic generator model for fast networkon-chip simulation," in Proc. Des., Autom. Test Eur. Conf., Mar. 2005, pp. 780-785. (Pubitemid 44172089)
105. S. Manolache, P. Eles, and Z. Peng, "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC," in Proc. Des. Autom. Conf., Jul. 2005, pp. 266-269.
106. T. Marescaux and H. Corporaal, "Introducing the superGT network-onchip," in Proc. Des. Autom. Conf., Jun. 2007, pp. 116-121.
107. Networks on Chips: Technology and Tools, G. De Micheli and L. Benini, Eds. San Mateo, CA: Morgan Kaufmann, 2006.
108. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, "Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip," in Proc. Des., Autom. Test Eur. Conf., Feb. 2004, pp. 890-895.
109. R. Mishra et al., "Energy aware scheduling for distributed realtime systems," in Proc. Int. Parallel Distrib. Process. Symp., Apr. 2003, p. 12b.
110. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. Int. Symp. Comput. Architecture, Jun. 2004, pp. 188-197.
111. S. Murali, D. Atienza, L. Benini, and G. De Micheli, "A method for routing packets across multiple paths in NoCs with in-order delivery and fault-tolerance guarantees," Hindawi VLSI Design, May 2007.
112. S. Murali et al., "Analysis of error recovery schemes for networks on chip," IEEE Des. Test. Comput., vol. 22, no. 5, pp. 434-442, Sep./ Oct. 2005.
113. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, "A methodology for mapping multiple use-cases onto networks on chips," in Proc. Des. Autom. Test Eur. Conf., Mar. 2006, pp. 118-123.
114. S. Murali et al., "Designing application-specific networks on chips with floorplan information," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2006, pp. 355-362.
115. S. Murali and G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures," in Proc. Des., Autom. Test Eur. Conf., Feb. 2004, pp. 896-901.
116. C. A. Nicopoulos et al., "ViChaR: A dynamic virtual channel regulator for network-on-chip routers," in Proc. Int. Symp. Microarchitecture, Dec. 2006, pp. 333-346.
117. E. Nigussie et al., "High-performance long NoC link using delayinsensitive current-mode signaling," Hindawi VLSI Design - Special Issue on Networks-on-Chip, vol. 2007, Mar. 2007.
118. E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, "Load distribution with the proximity congestion awareness in a network on chip," in Proc. Des., Autom. Test Eur. Conf., Mar. 2003, pp. 1126-1127.
119. U. Y. Ogras and R. Marculescu, "Energy-and performance-driven NoC communication architecture synthesis using a decomposition approach," in Proc. Des., Autom. Test Eur., Mar. 2005, pp. 352-357.
120. U. Y. Ogras, J. Hu, and R. Marculescu, "Key research problems in NoC design: A holistic perspective," in Proc. Int. Conf. Hardware-Softw. Codesign Syst. Synthesis, Sep. 2005, pp. 69-74.
121. U. Y. Ogras and R. Marculescu, "'It's a small world after all': NoC performance optimization via long-range link insertion," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. - Special Section Hardware/Softw. Codesign Syst. Synthesis, vol. 14, no. 7, pp. 693-706, Jul. 2006.
122. U. Y. Ogras and R. Marculescu, "Analysis and optimization of prediction-based flow control in networks-on-chip," ACM Trans. Des. Autom. Electron. Syst., vol. 13, no. 1, pp. 1-28, Jan. 2008.
123. U. Y. Ogras and R. Marculescu, "Analytical router modeling for networks-on-chip performance analysis," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 1096-1101.
124. U. Y. Ogras, R. Marculescu, D. Marculescu, and E. G. Jung, "Design and management of voltage-frequency island partitioned networkson-chip," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. - Special Section Networks-on-Chip, Feb./Mar. 2009. to appear.
125. L. Ost, A. Mello, J. Palma, F. Moraes, and N. Calazans, "MAIA: A framework for networks on chip generation and verification," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2005, pp. 49-52.
126. G. Palermo and C. Silvano, "PIRATE: A framework for power/ performance exploration of network-on-chip architectures," in Proc. Int. Workshop Power Timing Model., Optimization Simul., Sep. 2004, pp. 521-531.
127. D. Pamunuwa et al., "Layout, performance and power trade-offs in mesh-based network-on-chip architectures," in Proc. IFIP Int. Conf. Very Large Scale Integr., Dec. 2003, p. 362.
128. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," IEEE Trans. Comput., vol. 54, no. 8, pp. 1025-1040, Aug. 2005.
129. P. M. Pardalos, F. Rendl, and H. Wolkowicz, "The quadratic assignment problem: A survey and recent developments," in Proc. DIMACS Workshop, P. Pardalos and H. Wolkowicz, Eds., DIMACS Series in Discrete Mathematics and Theoretical Computer Science, 1994, vol. 16, pp. 1-42.
130. K. Park and W.Willinger, "Self-similar network traffic: An overview," in Self-Similar Network Traffic and Performance Evaluation, K. Park and W. Willinger, Eds. New York: Wiley-Interscience, 1999.
131. C. S. Patel, S. M. Chai, S. Yalamanchili, and D. E. Schimmel, "Power constrained design of multiprocessor interconnection networks," in Proc. Int. Conf. Comput. Des., Oct. 1997, pp. 408-416.
132. L. Peh and W. J. Dally, "Flit-reservation flow control," in Proc. Int. Symp. High-Performance Comput. Architecture, Jan. 2000, pp. 73-84.
133. L. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in Proc. Int. Symp. High-Performance Comput. Architecture, Jan. 2001, pp. 255-266.
134. A. Pinto, L. P. Carloni, and A. L. Sangiovanni-Vincentelli, "Efficient synthesis of networks on chip," in Proc. Int. Conf. Comput. Des., Oct. 2003, pp. 146-150.
135. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Fault tolerant algorithms for network-on-chip interconnect," in Proc. IEEE Symp. VLSI, Feb. 2004, pp. 46-51.
136. D. Pham et al., "The design and implementation of a first-generation CELL processor," in Proc. Solid-State Circuits Conf., Feb. 2005, pp. 184-592.
137. P. Pop et al., "An approach to incremental design of distributed embedded systems," in Proc. Des. Autom. Conf., Jun. 2001, pp. 450-455. (Pubitemid 32840996)
138. P. Poplavko, T. Basten, M. Bekooij, J. van Meerbergen, and B. Mesman, "Task-level timing models for guaranteed performance in multiprocessor networks-on-chip," in Proc. Int. Conf. Compilers, Architecture Synthesis Embedded Syst., 2003, pp. 63-72.
139. V. Puente, J. A. Gregorio, F. Vallejo, and R. Beivide, "Immunet: A cheap and robust fault-tolerant packet routing mechanism," in Proc. Int. Symp. Comput. Architecture, Jun. 2004, pp. 198-209.
140. A. Pullini, F. Angiolini, D. Bertozzi, and L. Benini, "Fault tolerance overhead in network-on-chip flow control schemes," in Proc. Symp. Integr. Circuits Syst. Des., Sep. 2005, pp. 224-229.
141. I. Saastamoinen, M. Alho, and J. Nurmi, "Buffer implementation for proteo network-on-chip," in Proc. Int. Symp. Circuits Syst., May 2003, pp. II-113-II-116.
142. G. Salaun, W. Serwe, Y. Thonnart, and P. Vivet, "Formal verification of CHP specifications with CADP illustration on an asynchronous networkon-chip," in Proc. IEEE Int. Symp. Asynchronous Circuits Syst., 2007, pp. 73-82.
143. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles, "Iterative schedule optimization for voltage scalable distributed embedded systems," ACM Trans. Embedd. Comput. Syst., vol. 3, no. 1, pp. 182-217, Feb. 2004. DOI=http://doi.acm.org/10.1145/972627.972636.
144. D. Seo, A. Ali, W. Lim, N. Rafique, and M. Thottethodi, "Nearoptimal worst-case throughput routing for two-dimensional mesh networks," in Proc. Int. Symp. Comput. Architecture, Jun. 2005, pp. 432-443.
145. L. Shang, L. Peh, and N. K. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks," in Proc. Int. Symp. High-Performance Comput. Architecture, Jan. 2003, pp. 91-102.
146. L. Shang, L. Peh, A. Kumar, and N. K. Jha, "Thermal modeling, characterization and management of on-chip networks," in Proc. Int. Symp. Microarchitecture, Dec. 2004, pp. 67-78.
147. A. Scherrer, A. Fraboulet, and T. Risset, "Automatic phase detection for stochastic on-chip traffic generation," in Proc. Int. Conf. Hardware-Softw. Codesign, Oct. 2006, pp. 88-93.
148. A. Sheibanyrad, I. M. Panades, and A. Greiner, "Systematic comparison between the asynchronous and the multi-synchronous implementations of a network-on-chip architecture," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 1090-1095.
149. A. Shibayama, K. Nose, S. Torii, M. Mizuno, and M. Edahiro, "Skewtolerant global synchronization based on periodically all-in-phase clocking for multi-core SOC platforms," in Proc. Symp. VLSI Circuits, Jun. 2007, pp. 158-159.
150. B. Shim and N. R. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336-348, Apr. 2006.
151. D. Shin and J. Kim, "Power-aware communication optimization for networks-on-chips with voltage scalable links," in Proc. Int. Conf. Hardware/Softw. Codesign Syst. Synthesis, Sep. 2004, pp. 170-175.
152. D. Shin, J. Kim, and S. Lee, "Intra-task voltage scheduling for lowenergy hard real-time applications," IEEE Des. Test. Comput., vol. 18, no. 2, pp. 20-30, Mar./Apr. 2001. (Pubitemid 32293325)
153. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in Proc. Int. Conf. Dependable Syst. Netw., Jun. 2002, pp. 389-398.
154. T. Simunic and S. Boyd, "Managing power consumption in networks on chips," in Proc. Des., Autom. Test Eur. Conf., Mar. 2002, pp. 110-116.
155. V. Soteriou and L. Peh, "Design space exploration of power-aware on/off interconnection networks," in Proc. Int. Conf. Comput. Des., Oct. 2004, pp. 510-517.
156. V. Soteriou, H.-S. Wang, and L. Peh, "A statistical traffic model for onchip interconnection networks," in Proc. Int. Symp. Model., Anal., Simul. Comput. Telecommun. Syst., Sep. 2006, pp. 104-116.
157. T. Sparso, M. B. Stensgaard, and J. Sparso, "A scalable, timingsafe, network-on-chip architecture with an integrated clock distribution method," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 648-653.
158. K. Srinivasan and K. S. Chatha, "A technique for low energy mapping and routing in network-on-chip architectures," in Proc. Int. Symp. Low Power Electron. Des., Aug. 2005, pp. 387-392.
159. K. Srinivasan, K. S. Chatha, and G. Konjevod, "Linear programming based techniques for synthesis of network-on-chip architectures," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 407-420, Apr. 2006.
160. K. Srinivasan and K. S. Chatha, "A low complexity heuristic for design of custom network-on-chip architectures," in Proc. Des., Autom. Test Eur. Conf., Mar. 2006, pp. 130-135.
161. S. Stuijk, T. Basten, M. Geilen, A. H. Ghamarian, and B. Theelen, "Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip," J. Syst. Architecture: EUROMICRO J., vol. 54, no. 3/4, pp. 411-426, Mar. 2008.
162. C. Sun, L. Shang, and R. P. Dick, "Three-dimensional multi-processor system-on-chip thermal optimization," in Proc. Int. Conf. Hardware/ Softw. Codesign Syst. Synthesis, Oct. 2007, pp. 117-122.
163. M. B. Taylor et al., "The RAW microprocessor: A computational fabric for software circuits and general-purpose programs," IEEE Micro, vol. 22, no. 2, pp. 25-35, Mar./Apr. 2002.
164. M. B. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal, "Scalar operand networks," IEEE Trans. Parallel Distrib. Syst. - Special Issue On-chip Netw., vol. 16, no. 2, pp. 145-162, Feb. 2005.
165. B. Towles and W. J. Dally, "Worst-case traffic for oblivious routing functions," in Proc. ACM Symp. Parallel Algorithms Architectures, Aug. 2002, pp. 1-8.
166. S. Vangal et al., "An 80-tile 1.28TFLOPS network-on-chip in 65 nm CMOS," in Proc. Solid-State Circuits Conf., Feb. 2007, pp. 98-589.
167. G. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 1, pp. 108-119, Jan. 2004.
168. G. Varatkar, S. Narayanan, N. R. Shanbhag, and D. L. Jones, "Trends in energy-efficiency and robustness using stochastic sensor network-on-a-chip, " in Proc. ACM Great Lakes Symp. VLSI, May 2008, pp. 351-354.
169. G. Varatkar and R. Marculescu, "Communication-aware task scheduling and voltage selection for total systems energy minimization," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA, Nov. 2003, pp. 510-517.
170. H. Wang, L. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks," in Proc. Int. Symp. Microarchitecture, Nov. 2003, pp. 105-116.
171. H. Wang, L. Peh, and S. Malik, "A technology-aware and energyoriented topology exploration for on-chip networks," in Proc. Des., Autom. Test Eur. Conf., Mar. 2005, pp. 1238-1243. (Pubitemid 44172179)
172. H. Wang, X. Zhu, L. Peh, and S. Malik, "Orion: A power-performance simulator for interconnection networks," in Proc. Int. Symp. Microarchitecture, Nov. 2002, pp. 294-305.
173. D. Wiklund and D. Liu, "SoCBus: Switched network on chip for hard real time embedded systems," in Proc. Int. Parallel Distrib. Process. Symp., Apr. 2003, p. 78.1.
174. P. T. Wolkotte, G. J. Smit, G. K. Rauwerda, and L. T. Smit, "An energy efficient reconfigurable circuit-switched network-on-chip," in Proc. Int. Parallel Distrib. Process. Symp., Apr. 2005, p. 155a.
175. F. Worm, P. Ienne, P. Thiran, and G. D. Micheli, "A robust selfcalibrating transmission scheme for on-chip networks," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 12, pp. 1360-1373, Dec. 2004.
176. Y. Xie and W. Wolf, "Allocation and scheduling of conditional task graph in hardware/software co-synthesis," in Proc. Des., Autom. Test Eur. Conf., Mar. 2001, pp. 620-625.
177. S. Yan and B. Lin, "Design of application-specific 3D networks-on-chip architectures," in Proc 26th Int. Conf. Comput. Des., Lake Tahoe, CA, Oct. 12-15, 2008, pp. 142-149.
178. T. T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," in Proc. Des. Autom. Conf., Jun. 2002, pp. 524-529.
179. T. T. Ye and G. De Micheli, "Physical planning for multiprocessor networks and switch fabrics," in Proc. Int. Conf. Appl.-Specific Syst., Architectures Processors, 2003, pp. 97-107.
180. Z. Yu and B. Baas, "Implementing tile-based chip multiprocessors with GALS clocking styles," in Proc. Int. Conf. Comput. Des., Oct. 2006, pp. 174-179.
181. D. Zhao and Y. Wang, "SD-MAC: Design and synthesis of a hardwareefficient collision-free QoS-aware MAC protocol for wireless networkon-chip," IEEE Trans. Comput., vol. 57, no. 9, pp. 1230-1245, Sep. 2008.