A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2005, Pages 108-119

  Duato, J ^a   Johnson, I ^b   Flich, J ^a   Naven, F ^b   Garcia P ^c   Nachiondo, T ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b Xyratex ^*  (United Kingdom)

^c UNIVERSITY OF CASTILLA LA MANCHA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CONGESTED FLOWS; CONGESTION MANAGEMENT; CONGESTION TREES; PERFORMANCE DEGRADATION;

BANDWIDTH; COST EFFECTIVENESS; INTERCONNECTION NETWORKS; PERFORMANCE; QUEUEING NETWORKS; TREES (MATHEMATICS);

CONGESTION CONTROL (COMMUNICATION);

EID: 24144487243     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2005.1     Document Type: Conference Paper

References (37)

1. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High-Speed Switch Scheduling for Local-Area Networks", ACM Trans. on Computer Systems, vol. 11, no. 4, pp. 319-352, Nov. 1993.
2. E. Baydal, P. López and J. Duato, "A Congestion Control Mechanism for Wormhole Networks", in Proc. 9th. Euromicro Workshop Parallel & Distributed Processing, pp. 19-26, Feb. 2001.
3. E. Baydal and P. López, "A Robust Mechanism for Congestion Control: INC", in Proc. 9th International Euro-Par Conference, pp. 958-968, Aug. 2003.
4. L. S. Brakmo and L. L. Peterson, "TCP Vegas: End To End Congestion Avoidance on a Global Internet", IEEE Journal on Selected Areas in Communication, vol.13, no. 8, pp. 1465-1480, Oct. 1995.
5. W. J. Dally, P. Carvey, and L. Dennison, "The Avici Terabit Switch/Router", in Proc. Hot Interconnects 6, Aug. 1998.
6. W. J. Dally, "Virtual-channel flow control," IEEE Trans. on Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, March 1992.
7. W. J. Dally and H. Aoki, "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Trans. on Parallel and Distributed Systems, vol. 4, no. 4, pp. 466-475, April 1993.
8. J. Duato, "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Trans. on Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, Dec. 1993.
9. J. Duato, S. Yalamanchili, and L. M. Ni, Interconnection Networks: An Engineering Approach (Revised printing), Morgan Kaufmann Publishers, 2003.
10. D. Franco, I. Garces, and E. Luque, "A New Method to Make Communication Latency Uniform: Distributed Routing Balancing", in Proc. ACM International Conference on Supercomputing (ICS99), pp. 210-219, May 1999.
11. P. T. Gaughan and S. Yalamanchili, "Adaptive Routing Protocols for Hypercube Interconnection Networks," IEEE Computer, vol. 26, no. 5, pp. 12-23, May 1993.
12. IBM BG/L Team, "An Overview of BlueGene/L Supercomputer", in Proc. ACM Supercomputing Conference, Nov. 2002.
13. InfiniBand Trade Association, "InfiniBand Architecture. Specification Volume 1. Release 1.0". Available at http://www.infinibandta. com/.
14. R. Jain, "A Delay-Based Approach for Congestion Avoidance in Interconnected Heterogeneus Computer Networks", ACM Computer Communication Review, vol. 19, no. 5, pp. 56-71, Oct. 1989.
15. M. Katevenis, D. Serpanos, E. Spyridakis, "Credit-Flow-Controlled ATM for MP Interconnection: the ATLAS I Single-Chip ATM Switch", in Proc. 4th Int. Symp. on High-Performance Computer Architecture, pp. 47-56, Feb. 1998.
16. J. H. Kim, Z. Liu, and A. A. Chien, "Compressionless Routing: A Framework for Adaptive and Fault-Tolerant Routing", IEEE Trans. on Parallel and Distributed Systems, vol. 8, no. 3, 1997.
17. S. Konstantinidou and L. Snyder, "Chaos Router: Architecture and Performance", in Proc. 18th International Symposium on Computer Architecture, pp. 79-88, June 1991.
18. V. Krishnan and D. Mayhew, "A Localized Congestion Control Mechanism for PCI Express Advanced Switching Fabrics", in Proc. 12th IEEE Symp. on Hot Interconnects, Aug. 2004.
19. P. López and J. Duato, "Deadlock-Free Adaptive Routing Algorithms for the 3D-Torus: Limitations and Solutions", in Proc. Parallel Architectures and Languages Europe 93, June 1993.
20. Myrinet 2000 Series Networking. Available at http://www.cspi.com/ multicomputer/products/2000_series-networking/2000-networking.htm.
21. "Advanced Switching for the PCI Express Architecture". White paper. Available at http://www.intel.com/technology/pciexpress/devnet/ AdvancedSwitching.pdf
22. "Advanced Switching Core Architecture Specification". Available at http://www.asi-sig.org/specifications for ASI SIG.
23. G. Pfister and A. Norton, "Hot Spot Contention and Combining in Multistage Interconnect Networks", IEEE Trans. on Computers, vol. C-34, pp. 943-948, Oct. 1985.
24. Quadrics QsNet. Available at http://doc.quadrics.com
25. C. Rucmmler and J. Wilkes, "Unix Disk Access Patterns", in Proc. Winter Usenix Conference, Jan 1993.
26. S. L. Scott and G. Thorson, "The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus", in Proc. Hot Interconnects IV, Aug. 1996.
27. L. Shang, L. S. Pen, and N. K. Jha, "Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks", in Proc. Int. Symp. on High-Performance Computer Architecture, pp. 91-102, Feb. 2003.
28. A. Singh, W. J. Dally, B. Towles, A. K. Gupta, "Globally Adaptive Load-Balanced Routing on Tori", Computer Architecture Letters, vol. 3, no. 1, pp. 6-9, July 2004.
29. A. Smai and L. Thorelli, "Global Reactive Congestion Control in Multicomputer Networks", in Proc. 5th Int. Conf. on High Performance Computing, 1998.
30. Y. H. Song and T. M. Pinkston, "A New Mechanism for Congestion and Deadlock Resolution", in Proc. Int. Conf. on Parallel Processing, pp. 81-90, Aug. 2002. Extended version in IEEE Trans. on Parallel and Distributed Systems. To appear.
31. SSP homepage, http://ginger.hpl.hp.com/research/itc/csl/ssp/
32. J. M. Stine and N. P. Carter, "Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction", Computer Architecture Letters, vol. 3, no. 1, pp. 14-17, July 2004.
33. Y. Tamir and G. L. Frazier, "Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches", IEEE Trans. on Computers, vol. 41, no. 6, June 1992.
34. M. Thottethodi, A. R. Lebeck, S. S. Mukherjee, "Self-Tuned Congestion Control for Multiprocessor Networks", in Proc. Int. Symp. High-Performance Computer Architecture, Feb. 2001.
35. M. Thottethodi, A. R. Lebeck, S. S. Mukherjee, "BLAM: A High-Performance Routing Algorithm for Virtual Cut-Through Networks", in Proc. Int. Parallel and Distributed Processing Symp. (IPDPS), April 2003.
36. W. Vogels et al, "Tree-Saturation Control in the AC3 Velocity Cluster Interconnect", in Proc. 8th Conference on Hot Interconnects, Aug. 2000.
37. C. Q. Yang and A. V. S. Reddy, "A Taxonomy for Congestion Control Algorithms in Packet Switching Networks", IEEE Network, pp. 34-45, July/Aug. 1995.