Express virtual channels: Towards the ideal interconnection fabric

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 150-161

  Kumar, Amit ^a   Peh, Li Shiuan ^a   Kundu, Partha ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Flow control; Packet switching; Router design

Indexed keywords

PERVASIVE COMMUNICATION FABRIC; SHARED BUSES; SYNTHETIC TRAFFIC; WIRE DELAY SCALABILITY;

BANDWIDTH; ENERGY UTILIZATION; INTERCONNECTION NETWORKS; PACKET NETWORKS; ROUTERS; TELECOMMUNICATION LINKS; TELECOMMUNICATION TRAFFIC;

VIRTUAL REALITY;

EID: 35348858651     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250681     Document Type: Conference Paper

References (29)

1. "International Technology Roadmap for Semiconductors," http://public.itrs.net.
2. R. Ho, K. Mai, and M. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, Apr. 2001.
3. K. Sankaralingam et al., "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture," in Proc. Int. Symp. Computer Architecture, June 2003, pp. 422-433.
4. M. B. Taylor et al., "Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams," in Proc. Int. Symp. Computer Architecture, June 2004.
5. L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
6. W. J. Dally and B. Towles, "Route packets not wires: On-chip interconnection networks," in Proc. Design Automation Conf., June 2001.
7. J. A. Kahle et al., "Introduction to the Cell multiprocessor," IBM Journal of Research and Development, vol. 49, no. 4/5, 2005.
8. M. Sgroi et al., "Addressing the system-on-a-chip interconnection woes through communication-based design," in Proc. Design Automation Conf., June 2001.
9. W. J. Dally, "Virtual-channel flow control," in Proc. Int. Symp. Computer Architecture, May 1990, pp. 60-68.
10. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.
11. W. J. Dally, "Express cubes: Improving the performance of fe-ary n-cube interconnection networks," IEEE Trans. on Computers, vol. 40, no. 9, Sept. 1991.
12. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. Int. Symp. Computer Architecture, June 2004, pp. 188-197.
13. L.-S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in Proc. Int. Symp. High Performance Computer Architecture, Jan. 2001, pp. 255-266.
14. "SPLASH-2," http://www-fLash.stanford.edu/apps/SPLASH/.
15. M. Galles, "Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip." in Proc. Hot Interconnects 4, Aug. 1996, pp. 141-146.
16. S. S. Mukherjee, et al., "The Alpha 21364 network architecture," IEEE Micro, vol. 22, no. 1, pp. 26-35, Jan./Feb. 2002.
17. H.-S. Wang, L.-S. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks," in Proc. Int. Symp. Microarchitecture, Nov. 2003, pp. 105-116.
18. W. Liao and L. He, "Full-chip interconnect power estimation and simulation considering repeater insertion and flip-flop insertion," in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 574-580.
19. H.-S. Wang, et al., "Orion: A power-performance simulator for interconnection networks," in Proc. Int. Symp. Microarchitecture, Nov. 2002, pp. 294-305.
20. X.-N. Chen and L.-S. Peh, "Leakage power modeling and optimization of interconnection networks," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 2003, pp. 90-95.
21. K. P. Lawton, "Bochs: A portable PC emulator for Unix/X," Linux J., vol. 1996, no. 29, p. 7, 1996.
22. J. Kim, et al., "Microarchitecture of a high-radix router," in Proc. Int. Symp. Computer Architecture, June 2006, pp. 420-431.
23. J. Hu and R. Marculescu, "DyAD - Smart routing for networks-on-chip," in Proc. Design Automation Conf., June 2004.
24. D. Seo, et al., "Near-optimal worst-case throughput routing for two-dimensional mesh networks," in Proc. Int. Symp. Computer Architecture, June 2005.
25. U. Y. Ogras and R. Marculescu, "It's a small world after all: NoC performance optimization via long-range link insertion," IEEE Trans. Very Large Scale Integration Systems, vol. 14, no. 7, pp. 693-706, July 2006.
26. J. Duato, et al., "A high performance router architecture for interconnection networks," in Proc. Int. Conf. Parallel Processing, Aug. 1996, pp. 61-68.
27. P. T. Gaughan and S. Yalamanchili, "A family of fault-tolerant routing protocols for direct multiprocessor networks," IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 5, May 1995.
28. L.-S. Peh and W. J. Dally, "Flit-reservation flow control," in Proc. Int. Symp. High Performance Computer Architecture, Jan. 2000, pp. 73-84.
29. J. Kim, et al., "A gracefully degrading and energy-efficient modular router architecture for on-chip networks," in Proc. Int. Symp. Computer Architecture, June 2006, pp. 4-15.