Fault tolerance analysis of NoC architectures

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 361-364

  Lehtonen, Teijo ^a,b   Liljeberg, Pasi ^b   Plosila, Juha ^b,c  

^a TURKU CENTRE FOR COMPUTER SCIENCE   (Finland)

^b UNIVERSITY OF TURKU   (Finland)

^c ACADEMY OF FINLAND   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

INTERFACES (COMPUTER); NETWORK ARCHITECTURE; ROUTERS;

NOC ARCHITECTURES; RELIABLE SYSTEMS;

FAULT TOLERANCE;

EID: 34548837736     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378464     Document Type: Conference Paper

References (12)

1. C. Constantinescu, Trends and challenges in VLSI circuit reliability. IEEE Micro, Vol. 23, Issue 4, July-Aug. 2003, pp. 14-19.
2. W.J. Dally and J.W. Poulton, Digital Systems Engineering. Cambridge University Press, 1998.
3. W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.
4. W.J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. Proc. Design Automation Conference, 2001, pp. 684-689.
5. G. De Micheli and L. Benini. Networks on Chips. Morgan Kaufmann Publishers, 2006.
6. Handshake Solutions, http://www.handshakesolutions.com.
7. International Technology Roadmap for Semiconductors 2005. http://public.itrs.net.
8. B. W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems. Addison-Wesley, 1989.
9. S. Kumar, et al., A network on chip architecture and design methodology. IEEE Computer Society Symposium on VLSI, Apr. 2002. pp. 105-112.
10. T. Lehtonen. et al.An Approach for Analysing and Improving Fault Tolerance in Radio Architectures. IEEE International Symposium on Circuits and Systems ISCAS 2006, May 2006, pp. 3414-3417.
11. T. Lehtonen, J. Plosila and J. Isoaho, On Fault Tolerance Techniques towards Nanoscale Circuits and Systems. Technical Report 708, Turku Centre for Computer Science (TUCS), Aug. 2005.
12. P. Liljeberg, J. Plosila and J. Isoaho, Self-timed communication platform for implementing high-performance systems-on-chip. Integration, the VLSI Journal, Vol. 38, Issue 1, October 2004, pp. 43-67.