Solutions for real chip implementation issues of NoC and their application to memory-centric NoC

Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip

Volumn , Issue , 2007, Pages 30-39

  Kim, Donghyun ^a   Kim, Kwanho ^a   Kim, Joo Young ^a   Lee, Seung Jin ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

EDGE DETECTION; NETWORK PROTOCOLS; PRINTED CIRCUIT DESIGN; SYNCHRONIZATION; TOPOLOGY; VOLTAGE CONTROL;

CHIP DESIGN; CROSSBAR SWITCHES; REAL CHIP IMPLEMENTATION;

MICROPROCESSOR CHIPS;

EID: 36348960161     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2007.40     Document Type: Conference Paper

References (18)

1. Dally, W. J., Towles, B., "Route Packets, Not Wires : On-Chip Interconnection Networks", IEEE Proceedings of Design Automation Conference, pp. 684-689, June 2001.
2. Luca Benini and Giovanni De Micheli, "Networks on Chips : A New SoC Paradigm", IEEE Computer, vol. 35, pp. 70-78, 2002.
3. Srinivasan Murali and Giovanni De Micheli, "SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs", IEEE Proceedings of Design Automation conference, pp. 914-919, June 2004.
4. Kees Goossens, John Dielissen, and Andrei Radulescu, " AEthereal Networks on Chip: Concepts, Architectures, and Implementations", IEEE Design & Test of Computers, Vol. 22, Issue 5, pp. 414-421, Sept.-Oct., 2005.
5. Davide Bertozzi and Luca Benini, "Xpipes : A Network-on-chip Architecture for Gigascale Systems-on-Chip" IEEE Circuits and Systems Magizine, Vol. 4, Issue 5, pp 18-31, 2004.
6. Jingcao Hu and Radu Marculescu, "DyAD - smart routing for networks-on-chip", IEEE Proceeding of Design Automation conference, pp.260-263, June 2004.
7. Intel web site - http:www.intel.com/quadcoreserver/
8. Se-Joong Lee, et. al. "An 800MHz Star-Connected On-Chip Network for Application to Systems on a chip", IEEE Digest of Internaltional Solid State Circuits Conference, vol. 1, pp. 468-489, February, 2003.
9. Kangmin Lee, et. al. "A 51mW 1.6GHz On-Chip Network for Low- power Heterogeneous SoC Platform", IEEE Digest of International Solid State Circuits Conference, vol. 1, pp.152-518, February, 2004
10. Se-Joong Lee, et. al. "Adaptive Network-on-Chip with Wave-Front Train Serialization Scheme", IEEE Digest of Symposium on VLSI Circuits, pp. 104-107, June, 2005
11. Kangmin Lee, Se-Joong Lee, and Hoi-Jun Yoo, "Low-Power Networks-on-Chip for High-Performance SoC Design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no.2, pp.148-160, February 2006.
12. Se-Joong Lee, Kangmin Lee and Hoi-Jun Yoo, "Analysis and Implementation of Practical Cost-Effective Network-onChips, IEEE Design & Test of Computers Magazine (Special Issue for NoC), Septempber 2005.
13. Donghyun Kim, Kangmin Lee, Se-joong Lee and Hoi-Jun Yoo, "A Reconfigurable Crossbar Switch with Adaptvie Bandwidth Control for Netwokr-on-Chip", IEEE International Symposium on Circuits and Systems, Vol.3 pp.2369-2372, May 2005.
14. Taylor, M. B. et. al., "The Raw Microprocessor : A Computational Fabric For Software Circuits and General-Purpose Programs", IEEE Micro, vol. 22, Issue 2, pp. 25-35, March-April 2002
15. V. Nolle, et. al., "Operating-system controlled network on chip", IEEE Proceedings of Design Automation Conference, pp.256-259, June 2004.
16. Se-Joong Lee, et. al. "Packet-Switched On-Chip Interconnection Network for Systems-on-Chip Applications", IEEE Transactiosn on Circuits and Systems II, vol. 52, no. 6, pp. 308-312, June 2005.
17. C. Svensson. "Optimum voltage swing on on-chip and off-chip interconnect", IEEE Jorunal of Solid-State Circuits, vol. 36, no. 7, pp. 1108-1112, July 2001.
18. David G. Lowe, "Distinctive Image Features from S cale-Invariant Keypoints", ACM International Journal of Computer Vision, Vol. 60, Issue 2, pp. 91-110, 2004