Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 833-838

  Leung, Lap Fai ^a   Tsui, Chi Ying ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Latency; Network on chip; Routing

Indexed keywords

BUFFER STORAGE; COMPUTER RESOURCE MANAGEMENT; INTEGER PROGRAMMING; INTERNET PROTOCOLS; LINEAR PROGRAMMING; SCHEDULING ALGORITHMS;

EXECUTION TIME; INTEGER LINEAR PROGRAMMING (ILP); NETWORK-ON-CHIP;

CHIP SCALE PACKAGES;

EID: 34547159402     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147122     Document Type: Conference Paper

References (15)

1. W. J. Dally et. al. "Route Packets, Not Wires: On-Chip Interconnection Networks," in the Proc. of DAC, pp. 684-689, 2001.
2. http://helsinki.ee.Princeton.EDU/ dickrp/tgff
3. A.Brooke et al., "GAMS A user's guide,"1998.
4. R. Dick. Embedded system synthesis benchmarks suites (E3S). http://helsinki.ee.princeton.edu/_dickrp/e3s/.
5. Kim, N. et al., "Visual Assessment of a Real-time System Design: A Case Study on a CNC Controller," RTSS, 1996.
6. T. Dumitras and R. Marculescu, "On-chip stochastic communication," In DATE, pp. 790-795, 2003.
7. S. Murali and G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures," in Proc. DATE, pp. 16-20, Feb. 2004.
8. J. Hu, R. Marculescu, "Application-Specific Buffer Space allocation for Networks-on-Chip Router Design," in the Proc. of ICCAD, pp. 354-361, 2004
9. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks, an Engineering Approach, IEEE Computer Society Press, 1997.
10. Cesar Marcon et al., "Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique," in the Proc. of DATE, pp. 502-507, 2005.
11. Tobias Bjerregaard and Jens Sparsø,"A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-Chip," in the Proc. of ASYNC, pp. 34-43, 2005.
12. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in the Proc. of DATE, pp. 250-256, 2000.
13. E. Rijpkema et.la., "Trades-offs in the design of a router with both guaranteed and best-effort services for networks on chip," in the Proc. On Comput. Digit. Tech. Vol. 150, Issue 5, pp. 294-302, Sept. 2003
14. W.J. Dally, H. Aoki, "Deadlock -free adaptive routing in multicomputer networks using virtual channels," IEEE Transactions on Parallel and Distributed Systems pp. 466-475, April, 1993
15. V. S. Adve and M. K. Vernon, "Performance analysis of mesh interconnection networks with deterministic routing," IEEE Tran. on Parallel and Distributed Systems, pp.225.246, March 1994.