Multi-objective mapping for mesh-based NoC architectures

Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Volumn , Issue , 2004, Pages 182-187

  Ascia, Giuseppe ^a   Catania, Vincenzo ^a   Palesi, Maurizio ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Genetic algorithms; Mapping; Multi objective optimization; Network on chip; Simulation

Indexed keywords

COMPUTER SIMULATION; DECODING; ENCODING (SYMBOLS); EVOLUTIONARY ALGORITHMS; GENETIC ALGORITHMS; MICROPROCESSOR CHIPS; OPTIMIZATION; STANDARDS; TELECOMMUNICATION TRAFFIC;

MESH-BASED NOC; MULTI-OBJECTIVE MAPPING; MULTI-OBJECTIVE OPTIMIZATION; NETWORK ON CHIP;

COMPUTER ARCHITECTURE;

EID: 16244409520     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016720.1016765     Document Type: Conference Paper

References (14)

1. I. D. 13818-2. MPEG-2 video. ISO standard, 1994.
2. N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In Design, Automation and Test in Europe, pages 1250-1255, Feb. 16-20 2004.
3. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conference, pages 684-689, Las Vegas, Nevada, USA, 2001.
4. M. Graphics. Inventra intellectual property cores. http://www.mentor.com/ inventra/oores/.
5. Altera. Altera intellectual property: IP megastore. http://www.altera. com/products/ip/.
6. Philips Electronics. Philips' IP portfolio. http://www.semiconductors. philips.com.
7. A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, I. Oberg, P. Ellervee, and D. Lundqvist. Lowering power consumption in clock by using globally asynchronous locally synchronous design style. In ACM IEEE Design Automation Conference, pages 873-878. ACM Press, 1999.
8. J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Asia & South Pacific Design Automation Conference, Jan. 2003.
9. T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Euromicro Symposium on Digital Systems Design, Sept. 1-6 2003.
10. P. Mazumder and E. M. Rudnick. Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall, Inc., 1999.
11. S. Murali and G. D. Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Design, Automation, and Test in Europe, pages 896-901. IEEE Computer Society, Feb. 16-20 2004.
12. S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, and O. P. Gangwal. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Design, Automation, and Test in Europe, pages 896-901. IEEE Computer Society, Feb. 16-20 2004.
13. D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron. In IEEE/ACM International Conference on Computer-aided design, pages 203-211. ACM Press, 1998.
14. E. Zitzler, M. Laumanns, and L. Thiele. SPEA2: Improving the performance of the strength pareto evolutionary algorithm. In Evolutionary Methods for Design, Optimization and Control with Applications to Industrial Problems, pages 95-100, Athens, Greece, Sept. 2001.