Low-latency virtual-channel routers for on-chip networks

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 188-197

  Mullins, Robert ^a   West, Andrew ^a   Moore, Simon ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; NETWORK PROTOCOLS; OPTIMIZATION; TELECOMMUNICATION NETWORKS; WIRE;

CHIP-WIDE COMMUNICATIONS; INTER-CHIP DESIGNS; ON-CHIP NETWORKS; SIGNAL INTEGRITY;

ROUTERS;

EID: 4644301652     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. L. Benini and G. D. Micheli. Networks on Chips: A New SOC Paradigm. IEEE Computer, 2002.
2. A. A. Chien. A cost and speed model for k-ary n-cube wormhole routers. In Proceedings of Hot Interconnects, 1993.
3. P. Coe, F. Howell, R. Ibbett, and L. Williams. A Hierarchical Computer Architecture Design and Simulation Environment. ACM Transactions on Modeling and Computer Simulation, 8(4), October 1998.
4. W. J. Dally. Wire-Efficient VLSI Multiprocessor Communication Networks. In P. Losleben, editor, Proceedings of the Stanford Conference on Advanced Research in VLSI. MIT Press, March 1987.
5. W. J. Dally. VLSI and Parallel Processing, chapter Network and Processor Architectures for Message-Driven Computing. Morgan Kaufmann, 1989.
6. W. J. Dally. Virtual-Channel Flow Control. In Proceedings of the 17th Annual International Symposium on Computer Architecture (ISCA), 1990.
7. W. J. Dally and J. W. Poulton. Digital Systems Engineering. Cambridge University Press, 1998.
8. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th Design Automation Conference (DAC), June 2001.
9. S. Fairbanks and S. Moore. The Distributed Clock Generator. In Proceedings of the second ACiD-WG Workshop, Munich, Germany, January 2002.
10. M. Galles. Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SGI SPIDER Chip. In Proceedings of Hot Interconnects Symposium IV, 1996.
11. R. B. Iverson and Y. L. L. Coz. Users Guide for QuickCAP™. Random Logic Corporation, 2003.
12. A. Jantsch and H. Tenhunen, editors. Networks on Chip. Kluwer Academic Publishers, 2003.
13. P. Kermani and L. Kleinrock. Virtual Cut-Through: A New Computer Communication Switching Technique. Computer Networks, 3:267-286, January 1979.
14. C. Kim, D. Burger, and S. W. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2002.
15. R. Krashinsky, C. Batten, and K. Asanovic. SCALE-0 Architecture Manual. MIT Laboratory for Computer Science, 2003.
16. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, and M. Horowitz. Smart Memories: A Modular Reconfigurable Architecture. In The 27th Annual International Symposium on Computer Architecture (ISCA), June 2000.
17. L.-S. Peh. Flow control and micro-architectural mechanisms for extending performance of interconnection networks. PhD thesis, Stanford University, 2001.
18. L.-S. Peh and W. J. Dally. Flit-Reservation Flow Control. In International Symposium on High-Performance Computer Architecture, pages 73-84, Jan 2000.
19. L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In International Symposium on High-Performance Computer Architecture, pages 255-266, Jan 2001.
20. A. S. Tanenbaum. Computer Networks. Prentice-Hall, Englewood Cliffs, NJ, 1981.
21. M. B. Taylor et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs. IEEE Micro, March/April 2002.