Iterative Schedule Optimization for Voltage Scalable Distributed Embedded Systems

ACM Transactions on Embedded Computing Systems

Volumn 3, Issue 1, 2004, Pages 182-217

  Schmitz, Marcus T ^a   Al Hashimi, Bashir M ^a   Eles, Petru ^b  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b LINKÖPING UNIVERSITY   (Sweden)

Author keywords

Algorithms; Design; Dynamic voltage scaling; embedded systems; energy minimization; heterogeneous distributed systems; Optimization; scheduling; system synthesis

Indexed keywords

EID: 85013625412     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/972627.972636     Document Type: Article

References (57)

1. Bambha, N., Bhattacharyya, S., Teich, J., Zitzler, E., 2001. Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors. In Proceedings of the 1st International Symposium on Hardware/Software Co-Design (CODES'01), 243-248.
2. Brandolese, C., Fornaciari, W., Salice, F., Sciuto, D., 2000. Energy estimation for 32 bit microprocessors. In Proceedings of the 8th International Workshop Hardware/Software Co-Design (CODES'00), 24-28.
3. Burd, T. D., 2001. Energy-efficient processor system design. Ph.D. thesis, University of California at Berkeley.
4. Burd, T. D., Brodersen, R. W., 1996. Processor design for portable systems. J. VLSI Signal Processing 13, 2 (Aug.), 203-222.
5. Burd, T. D., Pering, T. A., Stratakos, A. J., Brodersen, R. W., 2000. A dynamic voltage scaled microprocessor system.EEE J. Solid-State Circuits 35, 11 (Nov.), 1571-1580.
6. Chretienne, P., Coffman, E. G., Lenstra, J. K., Liu, Z., 1995. Scheduling Theory and its Applications. Wiley, New York.
7. Devadas, S., Malik, S., 1995. A survey of optimization techniques targeting low power VLSI circuits. In Proceedings of the IEEE 32nd Design Automation Conference (DAC95), 242-247.
8. Dhodhi, M. K., Ahmad, I., Storer, R., 1995. SHEMUS: Synthesis of heterogeneous multiprocessor systems. J. Microprocessors and Microsystems 19, 6 (Aug.), 311-319.
9. Dick, R., Rhodes, D., Wolf, W., 1998. TGFF: Task graphs for free. In Proceedings of the 5th International Workshop on Hardware/Software Co-Design (Codes/CASHE97), 97-101.
10. Dick, R. P., Jha, N. K., 1998. MOGAC: A multiobjective genetic algorithm for hardwaresoftware co-synthesis of distributed embedded systems. IEEE Trans. Computer-Aided Design 17, 10 (Oct.), 920-935.
11. Eles, P., Peng, Z., Kuchcinski, K., Doboli, A., 1997. System level hardware/software partitioning based on simulated annealing and tabu search. J. Design Automation Embedded Systems 2, 5-32.
12. Ernst, R., Henkel, J., Brenner, T., 1993. Hardware-software co-synthesis for mirco-controllers. IEEE Design & Test of Comp. 10, 4 (Dec.), 64-75.
13. Fogarty, T. C., 1989. Varying the probability of mutation in the genetic algorithm. In Proceedings of the 3rd International Conference on Genetic Algorithms (ICGA), 104-109.
14. Fornaciari, W., Sciuto, D., AND Silvano, C., 1999. Power estimation for architectural exploration of HW/SW communication on system-level buses. In Proceedings of the 7th International Workshop on Hardware/Software Cc- Design (CODES'99), 152-156.
15. Garey, M. R., Johnson, D. S., 1979. Computers and Intractability: A Guide to the theory of NP-Completeness. W.H. Freeman and Company, San Francisco, CA.
16. Goldberg, D. E., 1989. Genetic Algorithms in Search, Optimization & Machine Learning. Addison-Wesley, San Mateo, CA.
17. Grajcar, M., 1999. Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system. In Proceedings of the IEEE 36th Design Automation Confeerence (DAC99), 280-285.
18. Gruian, F., 2000. System-level design methods for low-energy architectures containing variable voltage processors. In Workshop on Power-Aware Computing Systems.
19. Gruian, F., Kuchcinski, K., 2001. LEneS: task scheduling for low-energy systems using variable supply voltage processors. In Proceedings of the Asia South Pacific-Design Automation Conference (ASP-DAC'01), 449-455.
20. Gutnik, V., Chandrakasan, A., 1997. Embedded power supply for low-power DSP. IEEE Trans. VLSISysstems 5, 4, 425-435.
21. Henkel, J., Benner, T., Ernst, R., 1993. Hardware generation and partitioning effects in the COSYMA system. In Proceedings of the International Workshop on Hardware/Software Co-Design (Codes/CASHEV3).
22. Henkel, J., Ernst, R., 2001. An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques. IEEE Trans. VLSI Systems 9, 2, 273-289.
23. Hong, I., Kirovski, D., Qu, G., Potkonjak, M., Srivastava, M. B., 1999. Power optimization of variable-voltage core-based systems. IEEE Trans. Computer-Aided Design 18, 12 (Dec.), 1702-1714.
24. Hou, J., Wolf, W., 1996. Process partitioning for distributed embedded systems. In Proceedings of the CODES, 70-76.
25. Ishihara, T., Yasuura, H., 1998. Voltage scheduling problem for dynamically variable voltage processors. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED 98), 197-202.
26. Kirovski, D., Potkonjak, M., 1997. System-level synthesis of low-power hard real-time systems. In Proceedings of the IEEE 34th Design Automation Conference (DAC97), 697-702.
27. Lee, S., Sakurai, T., 2000. Run-time voltage hopping for low-power real-time systems. In Proceedings of the IEEE 37th Design Automation Conference (DAC00), 806-809.
28. Li, Y.-T.S., Malik, S., Wolfe, A., 1995. Performance estimation of embedded software with instruction cache modeling. In Proceedings of the IEEE/ACM International Conference on Computer-AidedDesign (ICCAD-95), 380-387.
29. Liu, J., Chou, P. H., Bagherzadeh, N., Kurdahi, F., 2001. Power-aware scheduling under timing constraints for mission-critical embedded systems. In Proceedings of the IEEE 38th Design Automation Conference (DAC01), 840-845.
30. Luo, J., Jha, N. K., 2000. Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems. In Proceedings of the IEEE/ACM International Conference on Computer-AidedDesign (ICCAD-00), 357-364.
31. Luo, J., Jha, N. K., 2001. Battery-aware static scheduling for distributed real-time embedded systems. In Proceedings of the IEEE 38th Design Automation Conference (DAC01), 444-449.
32. Manzak, A., Chakrabarti, C., 2000. Variable voltage task scheduling for minimizing energy or minimizing power. In Proceedings of the International Conference on Acoustics, Speech, and SignalProceesing (ICASSFO), 3239-3242.
33. Micheli, G. D., Gupta, R. K., 1997. Hardware/software co-design. In Proceedings of the IEEE, 349-365.
34. Muresan, R., Gebotys, C. H., 2001. Current consumption dynamics at instruction and program level for a VLIW DSP processor. In Proceedings of the International Symposium on System Synthesis (SSS01), 130-135.
35. Okuma, T., Ishihara, T., Yasuura, H., 1999. Real-time task scheduling for a variable voltage processor. In Proceedings of the International Symposium on System Synthesis (ISSS'99), 24-29.
36. Okuma, T., Ishihara, T., Yasuura, H., 2001. Software energy reduction techniques for variablevoltage processors. IEEE Design & Test of Comp. 18, 2 (Mar.-Apr.), 31-41.
37. Pedram, M., 1996. Power minimization in IC design: principles and applications. ACM Trans. Design Automation of Electronic Systems 1, 1 (Jan.), 3-56.
38. Pering, T., Burd, T. D., Brodersen, R. B., 1998. The simulation and evaluation for dynamic voltage scaling algorithms. In Proceedings of the International Symposium on Low Power Elec-ti-onics and Design (ISLPED'98), 76-81.
39. Prakash, S., Parker, A., 1992. SOS: Synthesis of application-specific heterogeneous multiprocessor systems. J. Parallel & Distributed Computing, 338-351.
40. Quan, G., Hu, X. S., 2001. Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors. In Proceedings of the IEEE 38th Design Automation Conference (DAC01), 828-833.
41. Quan, G., Hu, X. S., 2002. Minimum energy fixed-priority scheduling for variable voltage processors. In Proceedings of the Design, Automation and Test in Europe Conference (DATE2002), 782-787.
42. Rogers, A., Priugel-Bennett, A., 1999. Modelling the dynamics of a steady-state genetic algorithm. In Foundations of Genetic Algorithms (FOGA-5). 57-68.
43. Schmitz, M. T., 2003. Energy minimization techniques for distributed embedded systems. Ph.D. thesis, University of Southampton.
44. Schmitz, M. T., Al-Hashimi, B. M., 2001. Considering power variations of DVS processing elements for energy minimization in distributed systems. In Proceedings of the International Symposium on System Synthesis (ISSS'01), 250-255.
45. Schmitz, M. T., Al-Hashimi, B. M., Eles, P., 2002. Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems. In Proceedings of the Design, Automation and Test in Europe Conference (DATE2002), 514-521.
46. Shin, Y., Choi, K., 1999. Power conscious fixed priority scheduling for hard real-time systems. In Proceedings of the IEEE 36th Design Automation Conference (DC99), 134-139.
47. Shin, Y., Choi, K., Sakurai, T., 2000. Power optimization of real-time embedded systems on variable speed processors. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD-00), 365-368.
48. Sih, G. C., Lee, E. A., 1993. A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures. IEEE Trans. Parallel and Distributed Systems 4, 2 (Feb.), 175-187.
49. Simunic, T., Benini, L., Acquaviva, A., Glynn, P., Micheli, G. D., 2001. Dynamic voltage scaling and power management for portable systems. In Proceedings of the IEEE 38th Design Automation Conference (DAC01), 524-529.
50. Teich, J., Blickle, T., Thiele, L., 1997. An evolutionary approach to system-level synthesis. In Proceedings of the 5th International Workshop on Hardware/Software Co-Design Codes/CASHE 97), 167-171.
51. Tiwari, V., Malik, S., Wolfe, A., 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Trans. VLSI Systems.
52. Weiser, M., Welch, B., Demers, A., Shenker, S., 1994. Scheduling for reduced CPU energy. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI), 13-23.
53. Wolf, W. H., 1994. Hardware/software co-design of embedded systems. In Proceedings of the IEEE, 967-989.
54. Wolf, W. H., 1997. An architectural co-synthesis algorithm for distributed, embedded computing systems. IEEE Titans. VLSI Systems 5, 2 (June), 218-229.
55. Wu, M., Gajski, D., 1990. Hypertool: A programming aid for message-passing systems. IEEE Trans. Parallel and Distributed Systems 1, 3 (July), 330-343.
56. Xie, Y., Wolf, W., 2001. Allocation and scheduling of conditional task graph in hardware/software co-synthesis. In Proceedings of the Design, Automation and Test in Europe Conference (DATE2001), 620-625.
57. Zhang, Y., Hu, X., Chen, D. Z., 2002. Task scheduling and voltage selection for energy minimization. In Proceedings of the IEEE 39th Design Automation Conference (DAC02), 183-188.