Compiler-directed voltage scaling on communication links for reducing power consumption

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 456-460

  Li, F ^a   Chen, G ^a   Kandemir, M ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; ELECTRIC POTENTIAL; IMAGE PROCESSING; LARGE SCALE SYSTEMS; MULTIMEDIA SYSTEMS; OPTIMIZATION; TELECOMMUNICATION LINKS; TELECOMMUNICATION NETWORKS; TOPOLOGY;

NETWORK TOPOLOGY; POWER CONSUMPTION; VOLTAGE MANAGEMENT; VOLTAGE SCALING;

ENERGY UTILIZATION;

EID: 33751432061     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560111     Document Type: Conference Paper

References (21)

1. A. Agarwal, "Limits on interconnection network performance," IEEE Trans. on Parallel and Distr. Systems, vol. 2, no. 4, Oct. 1991.
2. W. J. Dally, "Performance analysis of k-ary n-cube interconnection networks," IEEE Trans. on Computers, vol. 39, no. 6, June 1990.
3. J. B. Duato, S. Yalamanchili, and L. Ni, "Interconnection networks," Morgan Kaufmann (pubs), 2002.
4. D. A. Reed and D. C. Grunwald, "The performance of multicomputer interconnection networks," IEEE Transaction on Computers, vol. 20, no. 6, June 1987.
5. L. Benini and G. D. Micheli, "Powering networks on chips: energy-efficient and reliable interconnect design for SoCs," in Proc. the 14th Int. Symp. on Systems Synthesis, 2001.
6. E. J. Kim, K. H. Yum, G. Link, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, M. Yousif, and C. R. Das, "Energy optimization techniques in cluster interconnects," in Proc. the Int. Symp. on Low Power Electronics and Design, Aug. 2003.
7. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: A power-performance simulator for interconnection networks," in Proc. the 35th Int. Symp. on Microarchitecture, Nov. 2002.
8. L. Shang, L.-S. Peh, and N. K. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks," in Proc. HPCA, Feb. 2003.
9. J. Kim and M. Horowitz, "Adaptive supply serial links with sub-IV operation and per-pin clock recovery," in Proc. Int. Solid-State Circuits Conf., Feb. 2002.
10. T. D. Burd and R. W. Brodersen, "Design issues for dynamic voltage scaling," in Proc. the Int. Symp. on Low Power Electronics and Design, 2000.
11. "Transmeta Crusoe Microarchitecture," http://www.transmeta.com.
12. S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, "The alpha 21364 network architecture," IEEE Micro, vol. 22, no. 1, Jan. 2002.
13. InfiniBand Architecture Specification, Release 1.2, InfiniBand Trade Association, Oct. 2004.
14. N. Eisley and L.-S. Peh, "High-level power analysis of on-chip networks," in Proc. the 7th Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, Sept. 2004.
15. C. S. Patel, "Power constrained design of multiprocessor interconnection networks," in Proc. the Int. Conf. on Computer Design, Washington, DC, USA, 1997.
16. V. Soteriou and L.-S. Peh, "Design space exploration of power-aware on/off interconnection networks," in Proc. the 22nd Int. Conf. on Computer Design, Oct. 2004.
17. T. Simunic and S. Boyd, "Managing power consumption in networks on chip," in Proc. the Conf. on Design, Automation and Test in Europe. IEEE Computer Society, 2002.
18. V. Raghunathan, M. B. Srivastava, and R. K. Gupta, "A survey of techniques for energy efficient on-chip communication," in Proc. the 40th Conf. on Design Automation, 2003.
19. X. Chen and L.-S. Peh, "Leakage power modeling and optimization in interconnection networks," in Proc. the Int. Symp. on Low Power and Electronics Design, Aug. 2003.
20. M. Wolfe, High Performance Compilers for Parallel Computing. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1995.
21. K.-Y. Wang, "Precise compile-time performance prediction for superscalar-based computers," in Proc. the ACM SIGPLAN Conf. on Programming language design and implementation, 1994.