Energy-efficient soft error-tolerant digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 4, 2006, Pages 336-348

  Shim, Byonghyo ^a,b,c   Shanbhag, Naresh R ^a,d  

^a IEEE   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^c QUALCOMM INC   (United States)

^d University of Illinois at Urbana Champaign   (United States)

Author keywords

Digital signal processing (DSP); Low power; Reduced precision redundancy (RPR); Reliability; Soft error tolerance; Triple modular redundancy (TMR)

Indexed keywords

LOW-POWER; REDUCED PRECISION REDUNDANCY (RPR); SOFT ERROR TOLERANCE; TRIPLE MODULAR REDUNDANCY (TMR);

ALGORITHMS; COMPUTATIONAL COMPLEXITY; ENERGY EFFICIENCY; ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS; FIR FILTERS; PARAMETER ESTIMATION; ROBUSTNESS (CONTROL SYSTEMS);

DIGITAL SIGNAL PROCESSING;

EID: 33746638860     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.874359     Document Type: Article

References (33)

1. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. IEEE/ACM Int. Conf. Comput.- Aided Des., 1996, pp. 524-531.
2. J. R. Srour and J. M. McGarrity, "Radiation effects on microelectronics in space," Proc. IEEE, vol. 76, no. 11, pp. 1443-1469, Nov. 1988.
3. V. De and S. Borkar, "Technology and design challenges for low power and high performance," in Proc. Int. Symp. Low-Power Electron. Des., 1999, pp. 163-168.
4. T. Karnik and S. Vangal, "Selective node engineering for chip-level soft error rate improvement," in Proc. Symp. VLSI Circuits. 2002, pp. 132-135.
5. P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate," IEEE Trans. Nucl. Sci., vol. 47, no. 6, pp. 2586-2594, Dec. 2000.
6. R. C. Baumann, "Soft errors in advanced semiconductor devices-Part I: The three radiation sources," IEEE Trans. Device Mater. Reliab., vol. 1, no. 1, pp. 17-22, Mar. 2001.
7. N. R. Shanbhag, K. Soumyanath, and S. Martin, "Reliable low-power design in the presence of deep submicron noise," in Proc. Int. Symp. Low-Power Electron. Des., 2000, pp. 295-302.
8. N. R. Shanbhag, "Reliable and efficient system-on-chip design," IEEE Computer, vol. 37, no. 3, pp. 42-50, Mar. 2004.
9. Y. Tsiatouhas, T. Haniotakis, D. Nikolos, and C. Efstathiou, "Concurrent detection of soft errors based on current monitoring," in On-line Testing Workshop, 2001, pp. 106-110.
10. K. Zhang, S. Hareland, B. Senyk, and J. Maiz, "Methods for reducing soft errors in deep submicron integrated circuits," in Proc. Solid-State Integr. Circuit Technol., 1998, pp. 516-519.
11. J. M. Rabaey and M. Pedram, Low Power Design Methodologies. Norwell, MA: Kluwer, 1996, pp. 160-200.
12. L. W. Massengill, A. E. Baranski, D. Nort, J. Meng, and B. L. Bhuva, "Analysis of single-event effects in combinational logic-Simulation of the AM2901 bitslice processor," IEEE Trans. Nucl. Sci., vol. 47, no. 6, pp. 2609-2615, Dec. 2000.
13. L. Wissel, S. Pheasant, R. Loughran, and C. LeBlanc, "Managing soft errors in ASICs," in Proc. Custom Integr. Circuits Conf., 2002, pp. 85-88.
14. P. Shivakumar, "Modeling the effect of technology trend on the soft error rate of combinational logic," in Proc. Int. Conf. Dependable Syst. Netw., 2002, pp. 389-398.
15. "The 2003 International Technology Roadmap for Semiconductors," [Online]. Available: http://public.itrs.net.
16. R. Baumann, "The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction," in Dig. Int. Electron Devices Meeting, 2002, pp. 329-332.
17. J. B. Nickel and A. K. Somani, "REESE: A method of soft error detection in microprocessors," Dependable Syst. Netw., pp. 401-410, 2001.
18. I. Yen, E. L. Leiss, and F. B. Bastani, "Exploiting redundancy to speed up parallel systems," in Proc. Parallel Distributed Tech., 1993, pp. 51-60.
19. L. Anghel, M. Nicolaidis, and M. Alzaher-Noufal, "Self-checking circuits versus realistic faults in very deep submicron," Proc. IEEE VLSI Test Symp., pp. 55-63, 2000.
20. L. Anghel, D. Alexandrescu, and M. Nicolaidis, "Evaluation of a soft error tolerance technique based on time and/or space redundancy," Integr. Circuits Syst. Des., pp. 237-242, 2000.
21. P. Mazumder, "An on-chip ECC for correcting soft errors in DRAM's with trench capacitors," IEEE J. Solid-State Circuits., vol. 27, no. 11, pp. 1623-1633, Nov. 1992.
22. T. Austin, "DIVA: A reliable substrate for deep submicron microarchitecture design," in Proc. Int. Symp. Microarch., 1999, pp. 196-207.
23. R. Hegde and N. R. Shanbhag, "Soft digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 6, pp. 813-823, Dec. 2001.
24. L. Wang and N. R. Shanbhag, "Low-power filtering via adaptive errorcancellation," IEEE Trans. Signal Process., vol. 51, no. 2, pp. 575-583, Feb. 2003.
25. B. Shim, S. Sridhara, and N. R. Shanbhag, "Low-Power digital signal processing via reduced precision redundancy," IEEE Trans. Very Large Scale Integr. Syst., vol. 12, no. 5, pp. 497-510, May 2004.
26. B. Shim, M. Zhang, and N. Shanbhag, "A novel forward-backward predictor based low-power DSP system," in Proc. IEEE Workshop Signal Process. Syst. Implementation (SiPS), 2004, pp. 331-336.
27. T. K. Moon and W. C. Striling, Mathematical Methods and Algorithms for Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1999.
28. K. G. Shin and H. Kim, "A time redundancy approach to TMR failures using fault-state likelihoods," IEEE Trans. Computers, vol. 43, no. 10, pp. 1151-1162, Oct. 1994.
29. R. Hegde and N. R. Shanbhag, "A voltage overscaled low-power digital filter IC," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 388-391, Feb. 2004.
30. A. V. Oppenheim and R. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
31. A. Papoulis, Probability, Random Variable, and Stochastic Processes. New York: McGraw-Hill, 1991.
32. M. Zhang and N. R. Shanbhag, "Soft error rate analysis (SERA)," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2004, pp. 111-118.
33. T. Calin, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996.