A method for routing packets across multiple paths in NoCs with in-order delivery and fault-tolerance gaurantees

VLSI Design

Volumn 2007, Issue , 2007, Pages

  Murali, Srinivasan ^a   Atienza, David ^b,c   Benini, Luca ^d   De Micheli, Giovanni ^c  

^a STANFORD UNIVERSITY   (United States)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^c EPFL   (Switzerland)

^d UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34247220407     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2007/37627     Document Type: Article

References (33)

1. L. Benini G. De Micheli Networks on chips: a new SoC paradigm. IEEE Computer 35 2002 1 70 78
2. D. Wingard MicroNetwork-based integration for SOCs. Proceedings of the 38th Design Automation Conference (DAC '01) 2001 Las Vegas, Nev, USA 673 677
3. P. Guerrier A. Greiner A generic architecture for on-chip packet-switched interconnections. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '00) Paris, France 2000 250 256
4. K. Goossens J. Dielissen O. P. Gangwal S. G. Pestana A. Rdulescu E. Rijpkema A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '05) 2 Munich, Germany 2005 1182 1187
5. S. Kumar A. Jantsch J.-P. Soininen A network on chip architecture and design methodology. Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI '02) Pittsburgh, Pa, USA 2002 105 112
6. F. Karim A. Nguyen S. Dey R. Rao On-chip communication architecture for OC-768 network processors. Proceedings of the 38th Design Automation Conference (DAC '01) 2001 Las Vegas, Nev, USA 678 683
7. D. Bertozzi A. Jalabert S. Murali NoC synthesis flow for customized domain specific multi-processor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems 16 2005 2 113 129
8. H. Jingcao R. Marculescu Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '03) Munich, Germany 2003 688 693
9. F. Angiolini P. Meloni S. Carta L. Benini L. Raffo Contrasting a NoC and a traditional interconnect fabric with layout awareness. Proceedings of Design, Automation and Test in Europe (DATE '06) 1 Munich, Germany 2006 124 129
10. V. Karamcheti A. A. Chien Do faster routers imply faster communication? Proceedings of the 1st International Workshop on Parallel Computer Routing and Communication (PCRCW '94) Lecture Notes in Computer Science 853 Springer Seattle, Wash, USA 1994 1 15
11. S. Murali smurali@stanford.edu T. Theocharides N. Vijaykrishnan M. J. Irwin L. Benini G. De Micheli Analysis of error recovery schemes for networks on chips. IEEE Design and Test of Computers 22 5 2005 434 442
12. S. Murali smurali@stanford.edu G. De Micheli nanni@stanford.edu Bandwidth-constrained mapping of cores onto NoC architectures. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04) 2 Paris, France 2004 896 901
13. A. Hansson hansson@natlab.research.philips.com K. Goossens kees.goossens@philips.com A. Rdulescu andrei.radulescu@philips.com A unified approach to constrained mapping and routing on network-on-chip architectures. Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis (CODES+ISSS '05) 2005 Jersey City, NJ, USA 75 80
14. S. Murali L. Benini G. De Micheli Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees. Proceedings of the 12th Asia and South Pacific Design Automation Conference (ASP-DAC '05) Shanghai, China 2005 27 32
15. S. Murali smurali@stanford.edu G. De Micheli nanni@stanford.edu SUNMAP: a tool for automatic topology selection and generation for NoCs. Proceedings of Design Automation Conference (DAC '04) 2004 San Diego, Calif, USA 914 919
16. J. Kim jmkim@cse.psu.edu D. Park dpark@cse.psu.edu T. Theocharides theochar@cse.psu.edu N. Vijaykrishnan vijay@cse.psu.edu C. R. Das das@cse.psu.edu A low latency router supporting adaptivity for on-chip interconnects. Proceedings of the 42nd Design Automation Conference (DAC '05) 2005 Anaheim, Calif, USA 559 564
17. H. Jingcao R. Marculescu DyAD - smart routing for networks-on-chip. Proceedings of the 41st Design Automation Conference (DAC '04) San Diego, Calif, USA 2004 260 263
18. W. J. Dally B. Towles Principles and Practices of Interconnection Networks. Morgan Kaufmann San Francisco, Calif, USA 2003
19. W. J. Dally P. P. Carvey L. R. Dennison Architecture of the avici terabit switch/router. Proceedings of Hot-Interconnects VI Stanford, Calif, USA 1998 41 50
20. C. B. Stunkel D. G. Shea B. Abali The SP2 communication subsystem. IBM Yorktown Heights, NY, USA 1994
21. Y. Aydogan C. B. Stunkel C. Aykanat B. Abali Adaptive source routing in multistage interconnection networks. Proceedings of the 10th International Parallel Processing Symposium (IPPS '96) 1996 Honolulu, Hawaii, USA 258 267
22. R. Hegde N. R. Shanbhag Towards achieving energy-efficiency in presence of deep submicron noise. IEEE Transactions on VLSI Systems 8 2000 4 379 391
23. D. Bertozzi dbertozzi@deis.unibo.it L. Benini lbenini@deis.unibo.it G. De Micheli nanni@stanford.edu Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 6 2005 818 831
24. R. Marculescu Networks-on-chip: the quest for on-chip fault-tolerant communication. Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI '03) Tampa, Fla, USA 2003 8 12
25. H. Zimmer heiko@mes.tu-darmstadt.de A. Jantsch axel@imit.kth.se A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip. Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03) 2003 Newport Beach, Calif, USA 188 193
26. F. Worm Frederic.Worm@epfl.ch P. Thiran Patrick.Thiran@epfl.ch P. Ienne Paolo.Ienne@epfl.ch G. De Micheli nanni@stanford.edu An adaptive low-power transmission scheme for on-chip networks. Proceedings of the 15th International Symposium on System Synthesis (ISSS '02) 2002 Kyoto, Japan 92 100
27. M. Pirretti pirretti@cse.psu.edu G. M. Link link@cse.psu.edu R. R. Brooks N. Vijaykrishnan vijay@cse.psu.edu M. Kandemir M. J. Irwin Fault tolerant algorithms for network-on-chip interconnect. Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI '04) Lafayette, La, USA 2004 46 51
28. S. Manolache sorma@ida.liu.se P. Eles petel@ida.liu.se Z. Peng zebpe@ida.liu.se Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC. Proceedings of the 42nd Design Automation Conference (DAC '05) 2005 Anaheim, Calif, USA 266 269
29. S. Murali D. Atienza L. Benini G. De Micheli A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip. Proceedings of the 43rd ACM/IEEE Design Automation Conference (DAC '06) San Francisco, Calif, USA 2006 845 848
30. M. Palesi R. Holsmark S. Kumar V. Catania A methodology for design of application specific deadlock-free routing algorithms for NoC systems. Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06) Seoul, Korea 2006 142 147
31. T. H. Cormen C. E. Leiserson R. L. Rivest Introduction to Algorithms. The MIT Press Cambridge, Mass, USA 1990
32. G. De Micheli Synthesis and Optimization of Digital Circuits. McGraw-Hill New York, NY, USA 1994
33. http://www.ocpip.org/