Circuit-switched coherence

Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008

Volumn , Issue , 2008, Pages 193-202

  Jerger, Natalie Enright ^a   Peh, Li Shiuan ^b   Lipasti, Mikko ^a  

^a University of Wisconsin Madison   (United States)

^b Princeton University

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SWITCHED NETWORKS; ON-CHIP COMMUNICATION;

BANDWIDTH; ELECTRIC POWER SYSTEM INTERCONNECTION; INTEGRATED CIRCUIT LAYOUT; INTERCONNECTION NETWORKS; PACKET NETWORKS;

MICROPROCESSOR CHIPS;

EID: 44149096737     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2008.4492738     Document Type: Conference Paper

References (28)

1. M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato, "Owner prediction for accelerating cache-to-cache transfer misses in a ccNUMA architecture," in Proc. of conf. on SC, 2002.
2. A. R. Alameldeen and D. A. Wood, "Variability in architectural simulations of multi-threaded workloads," in HPCA, 2003.
3. E. Bilir et al, "Multicast snooping: A new coherence method using a multicast address network," in Proc. of ISGA, May 1999.
4. H. Cain, K. Lepak, B. Schwarz, and M. H. Lipasti, "Precise and accurate processor simulation," in CAECW, 2002.
5. J. F. Cantin et al, "Improving multiprocessor performance with coarse-grain coherence tracking," in Proc. of the 32th ISCA, 2005.
6. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. SF, CA: Morgan Kaufmann Pub., 2003.
7. Z. Ding et. al, "Switch design to enable predictive multiplexed switching in multiprocessor networks," in IPDPS, 2005.
8. J. Duato et. al, "A high-performance router architecture for interconnection networks," in ICCP, 1996.
9. N. Enright Jerger et. al, "An evaluation of server consolidation workloads for multi-core designs," in Proc of IISWC, 2007.
10. P. Gaughan and S. Yalamanchili, "A family of fault tolerant routing protocols for direct multiprocessor networks," TPDS, vol. 6, no. 5, May 1995.
11. P. Gratz et al, "Implementation and evaluation of on-chip network architectures," in ICCD, 2006.
12. C. J. Hughes et. al, "Physical simulation for animation and visual effects: Parallelization and characterization for chip multiprocessors," in ISCA, 2007.
13. S. Kaxiras and C. Young, "Coherence communcation prediction in shared-memory multiprocessors," in Proc. of HPCA-6, 2000.
14. J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for on-chip networks," in MICRO-40, 2007.
15. A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: Toward the ideal interconnection fabric," in In Proceedings of ISCA-S4, 2007.
16. A. Kumar et al, "A 4.61'bits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS," in ICCD, 2007.
17. P. Kundu, "On-die interconnects for next generation CMPs," in Workshop on On- and Off-Chip Interconnection Networks for Mitificare Systems, December 2006.
18. J. Laudon and D. Lenoski, "The SGI Origin: a ccNUMA highly scalable server," in Proceedings of the 24th ISCA, 1997.
19. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in ISCA, 2004.
20. L.-S. Peh and W. J. Dally, "Flit reservation flow control," in In Proceedings of the 6th HPCA, 2000.
21. T. D. Richardson et. al, "A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks," in Conference on VLSI Design, 2006.
22. SPEC, "SPEC benchmarks," http://www.spec.org.
23. M. B. Taylor et al, "Scalar operand networks: On-chip interconnect for ilp in partitioned architectures," in HPCA, Feb 2003.
24. TPC, "TPC benchmarks," http://www.tpc.org.
25. H.-S. Wang et al, "Orion: A power-performance simulator for interconnection networks," in Proc. of MICRO-S5, 2002.
26. D. Wiklund and D. Liu, "SoCBus: Switched network on chip for hard real time embedded systems," in IPDPS, 2003.
27. P. T. Wolkotte et. al, "An energy efficient reconfigurable circuit-switched network-on-chip," in Proc. of IEEE IPDPS, 2005.
28. S. Woo et. al, "The SPLASH-2 programs: Characterization and methodological considerations," in Proc. of the 22th ISCA, 1995.