Efficient synthesis of networks on chip

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2003, Pages 146-150

  Pinto, Alessandro ^a   Carloni, Luca P ^a   Sangiovanni Vincentelli, Alberto L ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; CONSTRAINT THEORY; MICROPROCESSOR CHIPS; OPTIMIZATION; QUADRATIC PROGRAMMING;

CONSTRAINT DRIVEN COMMUNICATION SYNTHESIS; ON CHIP COMMUNICATION NETWORKS; OPTIMIZATION ALGORITHM;

INTEGRATED CIRCUIT LAYOUT;

EID: 0344119476     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. A. Allan, D. Edenfeld, W. J. Jr., A.B. Kahng, M. Rodgers, and Y. Zorian. 2001 Technology Roadmap for Semiconductors. IEEE Computer, 35(1):42-53, Jan. 2002.
2. L. Benini and G. De-Micheli. Networks on-chips: A new soc paradigm. IEEE Computer, January 2002.
3. S. Boyd and L. Vandenberghe. Convex Optimization. available at http://www.stanford.edu/boyd/cvxbook.html, 2000.
4. W. J. Dally and B. Towles. Route packets, not wires. In Proc. of the Design Automation Conf., pages 684-689, 2001.
5. R. Davies. Newmat C++ Matrix Library. available at http://www.robertnz.net/nm_intro.htm, 2000.
6. R. Ho, K. Mai, and M. Horowitz. The Future of Wires. Proc. of the IEEE, 89(4):490-504, Apr. 2001.
7. K. Lahiri, A. Raghunathan, and S. Dey. Efficient exploration of the soc communication architecture design space. In Proc. Intl. Conf. on Computer-Aided Design, pages 424-430, 2000.
8. B. Mirkin. Mathematical Classification and Clustering. Kluwer Academic Publishers, 1996.
9. A. Pinto, L. P. Carloni, and A. L. Sangiovanni-Vincentelli. Constraint-Driven Communication Synthesis. In Proc. of the Design Automation Conf., pages 783-788. IEEE, June 2002.
10. J. Walrand and P. Varaija. High Performance Communication Networks. Morgan Kaufmann, San Francisco, 2000.