Temperature aware task scheduling in MPSoCs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1659-1664

  Coskun, Ayse Kivilcim ^a   Rosing, Tajana Simunic ^a   Whisnant, Keith ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP SCALE PACKAGES; CIRCUIT THEORY; LEAKAGE CURRENTS; POWER CONTROL; SCHEDULING; THERMAL EFFECTS;

COOLING COSTS; MULTIPROCESSOR SYSTEMS-ON-A-CHIP (MPSOC);

MICROPROCESSOR CHIPS;

EID: 34548335311     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364540     Document Type: Conference Paper

References (30)

1. A. H. Ajami, K. Banerjee, and M. Pedram. Analysis of substrate thermal gradient effects on optimal buffer insertion. In ICCAD, pages 44-48, 2001.
2. A. H. Ajami, K. Banerjee, and M. Pedram. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on CAD, 24(6):849-861, June 2005.
3. D. Atienza, P. D. Valle, G. Paci, F. Poletti, L. Benini, G. D. Micheli, and J. M. Mendias. A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip. In DAC, 2006.
4. L. Benini, A. Bogliolo, and G. D. Micheli. A survey of design techniques for system-level dynamic power management. IEEE Trans. Very Large Scale Integr. Syst., 8(3):299-316, 2000.
5. S. Bouchenak and D. Hagimont. Pickling threads state in the java system. In Technology of Object-Oriented Languages and Systems (TOOLS) Europe, 2000.
6. A. Chakraborty, P. Sithambaram, K. Duraisami, A. Macii, E. Macii, and M. Poncino. Thermal resilient bounded-skew clock tree optimization methodology. In DATE, 2006.
7. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-and-Run: leveraging SMT and CMP to manage power density through the operating system. In ASPLOS, 2004.
8. K. Gross, K. Whisnant, and A. Urmanov. Electronic prognostics through continuous system telemetry. In 60th Meeting of the Society for Machine Failure Prevention Technology (MFPT), pages 53-62, April 2006.
9. S. Gunther, F. Binns, D. Carmean, and J. Hall. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, 2001.
10. J. Hu and R. Marculescu. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In DATE, 2004.
11. W.-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Thermal-aware task allocation and scheduling for embedded systems. In DATE, 2005.
12. Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.
13. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. IBM Journal of Research & Development, 49(4/5):589-604, July/September 2005.
14. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, 25(2):21-29, 2005.
15. H. Kufluoglu and M. A. Alam. A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability. Journal of Computational Electronics, 3 (3):165-169, Oct. 2004.
16. C. J. Lasance. Thermally driven reliability issues in microelectronic systems: statusquo and challenges. Microelectronics Reliability, 43:1969-1974, 2003.
17. A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. A power-efficient high-throughput 32-thread SPARC processor. ISSCC, 2006.
18. J. Liu, P. H. Chou, N. Bagherzadeh, and F. Kurdahi. Power-aware scheduling under timing constraints for mission-critical embedded systems. In DAC, 2001.
19. Z. Lu, W. Huang, S. Ghosh, J. Lach, M. Stan, and K. Skadron. Analysis of temporal and spatial temperature gradients for IC reliability. University of Virginia Technical Report CS-2004-08, March 2004.
20. P. Rong and M. Pedram. Power-aware scheduling and dynamic voltage setting for tasks running on a hard real-time system. In ASPDAC, 2006.
21. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communicationaware allocation and scheduling framework for stream-oriented multi-processor system-on-chip. In DATE, 2006.
22. K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron. A case for thermal-aware floorplanning at the microarchitectural level. The Journal of Instruction-Level Parallelism, 7, 2005.
23. M. Santarini. Thermal integrity: A must for low-power IC digital design. EDN, pages 37-42, Sept. 2005.
24. T. Simunic, K. Mihic, and G. D. Micheli. Optimization of reliability and power consumption in systems on a chip. In PATMOS, 2005.
25. K. Skadron. Hybrid architectural dynamic thermal management. In DATE, 2004.
26. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In ISCA, 2003.
27. J. Srinivasan and S. V. Adve. Predictive dynamic thermal management for multimedia applications. In ICS, 2003.
28. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. The case for lifetime reliability-aware microprocessors. In/SCA, 2004.
29. R. Viswanath, V. Wakharkar, A. Watwe, and V. Lebonheur. Thermal performance challenges from silicon to systems. Intel Technology Journal, (Q3), 2000.
30. P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins. Energy-aware runtime scheduling for embedded-multiprocessor SoCs. IEEE Des. Test, 18(5):46-58, 2001.