Energy optimization techniques in cluster interconnects

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 459-464

  Kim, E J ^a   Yum, K H ^b   Link, G M ^a   Vijaykrishnan, N ^a   Kandemir, M ^a   Irwin, M J ^a   Yousif, M ^c   Das, C R ^a  

^a The Pennsylvania State University   (United States)

^b University of Texas at San Antonio   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

Clustering algorithms; Design optimization; Energy consumption; Energy efficiency; Performance analysis; Power generation economics; Power system economics; Power system interconnection; Routing; Switches

Indexed keywords

BUDGET CONTROL; CLUSTERING ALGORITHMS; DESIGN; DYNAMIC LIGHT SCATTERING; ENERGY CONSERVATION; ENERGY UTILIZATION; LOW POWER ELECTRONICS; POWER ELECTRONICS; SWITCHES;

DESIGN OPTIMIZATION; PERFORMANCE ANALYSIS; POWER GENERATION ECONOMICS; POWER SYSTEM ECONOMICS; POWER SYSTEM INTERCONNECTION; ROUTING;

ENERGY EFFICIENCY;

EID: 1542299255     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231952     Document Type: Conference Paper

References (14)

1. W. Dally, P. Carvey, and L. Dennison. The Avici Terabit Switch/Router. In Proc. Hot Interconnects 6, 1998.
2. D. Duarte, Y.-F. Tsai, N. Vijaykrishnan, and M. J. Irwin. Evaluating Run-Time Techniques for Leakage Power Reduction. In Proc. ASP-DAC, pages 31-38, 2002.
3. InfiniBand Trade Association. InfiniBand Architecture Specification, Volume 1, Release 1.0, October 2000. Available from http://www.infinibandta.org.
4. E. J. Kim, K. H. Yum, C. R. Das, M. Yousif, and J. Duato. Performance Enhancement Techniques for InfiniBand Architecture. In Proc. HPCA, February 2003.
5. J. Kim and M. Horowitz. Adaptive Supply Serial Links with Sub-1V Operation and Per-Pin Clock Recovery. In Proc. ISSCC, 2002.
6. C. S. Patel, S. M. Chai, S. Yalamanchili, and D. E. Schimmel. Power Constrained Design of Multiprocessor Interconnection Networks. In Proc. ICCD, 1997.
7. M. D. Powell, S. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Reducing Leakage in a High-Performance Deep-Submicron Instruction Cache. IEEE Trans. on VLSI, 9, February 2002.
8. L. Shang, L.-S. Peh, and N. K. Jha. Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In Proc. HPCA, February 2003.
9. T. Simunic, L. Benini, and G. D. Micheli. Cycle-Accurate Simulation of Energy Consumption in Embedded Systems. In Proc. DAC, 1999.
10. The New York Times. There's money in housing internet servers, April 2001. http://www.internetweek.com/story/INW20010427S0010.
11. T. G. Tip. RDRAM Power Estimation and Thermal Considerations, October 2001. http://www.rambus.com/rdf/presentations/2-A3-Thermal-Yip2.pdf.
12. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In Proc. MICRO, November 2002.
13. G.-Y. Wei, S. Sidiropoulos, D. Liu, J. Kim, and M. Horowitz. A Variable-Frequency Parallel I/O Interface with Adaptive Power-Supply Regulation. IEEE J. of Solid-State Circuits, 35, Nov. 2000.
14. T. T. Ye, L. Benini, and G. D. Micheli. Analysis of Power Consumption on Switch Fabrics in Network Routers. In Proc. DAC, 2002.