SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip

IEEE Transactions on Computers

Volumn 57, Issue 9, 2008, Pages 1230-1245

  Zhao, Dan ^a   Wang, Yi ^a  

^a University of Louisiana at Lafayette   (United States)

Author keywords

Binary countdown; Differentiated service; Media access control; QoS; Wireless Network on Chip

Indexed keywords

COMMUNICATION SYSTEMS; DIFFUSERS (OPTICAL); ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER UTILIZATION; MEDIUM ACCESS CONTROL; NETWORK PROTOCOLS; TECHNOLOGY; TELECOMMUNICATION NETWORKS; TELECOMMUNICATION SYSTEMS; THROUGHPUT; WIRELESS NETWORKS;

BANDWIDTH UTILIZATION; BINARY COUNTDOWN; CHANNEL CONTENTION; CHANNEL UTILIZATION; COMMUNICATION EFFICIENCY; COMPUTATION REQUIREMENTS; CORRECT OPERATION; DIFFERENTIATED SERVICE; DISTRIBUTED MEDIUM ACCESS CONTROL; ENTIRE SYSTEM; HIDDEN TERMINALS; HIGH SPEEDS; LOW AREA; LOW-POWER CONSUMPTION; MAC PROTOCOLS; MAC UNIT; MEDIA ACCESS CONTROL; NETWORK ON CHIPS; NETWORK UTILIZATION; ON-CHIP COMMUNICATIONS; QOS; SIMULATION STUDIES; WIRELESS INTERCONNECTIONS; WIRELESS NETWORK-ON-CHIP;

ACCESS CONTROL;

EID: 49249107753     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2008.86     Document Type: Article

References (36)

1. J.D. Meindl, J. Davis, P. Zarkesh-Ha, C. Patel, K. Martin, and P. Kohl, "Interconnect Opportunities for Gigascale Integration," IBM J. Research and Devices, vol. 46, nos. 2/3, pp. 245-263, 2002.
2. W.J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Proc. 38th Design Automation Conf., pp. 684-689, June 2001.
3. L. Benini and G. Micheli, "Networks on Chip: A New SoC Paradigm," Computer, vol. 35, pp. 70-78, 2002.
4. B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas, "Bringing Communication Network,; On-Chip: The, Test and Verification Implications," IEEE Comm. Magazine, vol. 41, pp. 74-81, 2003.
5. K. Benaissa et al., "RF CMOS on High-Resistivity Substrates for System-on-Chip Applications," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 567-576, Mar. 2003.
6. "International Technology Roadmap for Semiconductors, 2003 Edition," http://public.itrs.net/Files/2003ITRS/Home.htm, 2003.
7. K.K. O et al., "On-Chip Antennas in Silicon ICs and Their Application," Proc. Int'l Conf. Computer-Aided Design, pp. 979-984, 2005.
8. D. Zhao and Y. Wang, "Feasibility Investigation of RF/Wireless Technology for Intra-/Inter-Chip Communication," Technical Report TR-007-8-002, Center for Advanced Computer Studies, Univ. of Louisiana at Lafayette, 2007.
9. B.A. Floyd, C.-M. Hung, and K.K. O, "Intra-Chip Wireless Interconnect for Clock Distribution Implemented with Integrated Antennas, Receivers, and Transmitters," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 543-552, May 2002.
10. S. Watanabe, K. Kimoto, and T. Kikkawa, "Transient Characteristics of Integrated Dipole Antennas on Silicon for Ultra Wideband Wireless Interconnects," Proc. Antennas and Propagation Soc. Int'l Symp., pp. 2277-2280, June 2004.
11. M.-C.F. Chang, V. Roychowdhury, L. Zhang, H. Shin, and Y. Qian., "RF/Wireless Interconnect for Inter- and Intra-Chip Communications," Proc. IEEE, vol. 89, no. 4, pp. 4556-466, Apr. 2001.
12. K.K. O et al., "Wireless Communication Using Integrated Antennas," Proc. IEEE Int'l Interconnect Technology Conf., pp. 111-113, 2003.
13. M.-C.F. Chang, Roychowdhury, L. Zhang, S. Zhou, Z. Wang, Y. Wu, P. Ma, C. Lin, and Z. Kang, "Multi-I/O and Reconfigurable RF/Wireless Interconnect Based on Near Field Capacitive Coupling and Multiple Access Techniques," Proc. IEEE Int'l Interconnect Technology Conf., pp. 21-22, 2000.
14. N. Miura, D. Mizoguchi, and T. Sakurai, "Analysis and Design of Inductive Coupling and Transceiver Circuit for Inductive Inter-Chip Wireless Superconnect," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 829-837, Apr. 2005.
15. R. Qiu, H. Liu, and X. Shen, "Ultra-Wideband for Multiple Access Communication," IEEE Comm. Magazine, vol. 44, no. 2, pp. 80-87, Feb. 2005.
16. N. Sasaki, M. Fukuda, M. Nitta, K. Kimoto, and T. Kikkawa, "A Single-Chip Ultra-Wideband Receiver Using Silicon Integrated Antennas for Inter-Chip Wireless Interconnection," Proc. Int'l Conf. Solid State Device and Materials, pp. 70-71, Sept. 2006.
17. M. Fukuda, F.K. Saha, N. Sasaki, and T. Kikkawa, "'A 0.18 μm CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System," Proc. Int'l Conf. Solid State Devices and Materials, pp. 72-73, Sept. 2006.
18. D. Zhao and Y. Wang, "MTNet: Design and Integration of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip," IEEE Trans. Very Large Scale Integration Systems, to appear.
19. "VSI Alliance Virtual Component Interface Standard Version 2," http://www.vsi.org, 2001.
20. D. Zhao, S. Upadhyaya, and M. Margala, "Design of a Wireless Test Control Network with Radio-on-Chip Technology for Nanometer System-on-Chips," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 7, pp. 1411-1418, July 2006.
21. D. Zhao and Y. Wang, "MTNET: Design and Optimization of a Wireless SoC Test Framework," Proc. IEEE Int'l SoC Conf., pp. 239-242, Sept. 2006.
22. Y. Wang and D. Zhao, ""Design and Implementation of Routing Scheme for Wireless Network-on-Chip," Proc. IEEE Int'l Symp. Circuits and Systems, pp. 1357-1360, May 2007.
23. S. Ganeriwal, R. Kumar, and M.B. Srivastava, "Network-Wide Time Synchronization in Sensor Networks," NESL technical report, Center for Embedded Network Sensing, Univ. of California, May 2003.
24. K. Romer, "Time Synchronization in Ad Hoc Networks," Proc. ACM MobiHoc '01, pp. 173-182, 2001.
25. F. Harary, Graph Theory. Addison-Wesley, 1994.
26. Y. Wang and D. Zhao, "The Design and Synthesis of a Synchronous and Distributed MAC Protocol for Wireless Network-on-Chip," Proc. IEEE Int'l Conf. Computer-Aided Design, Nov. 2007.
27. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS Architecture and Design Process for Network on Chip," J. System Architecture, vol. 50, nos. 2-3. pp. 105-1281 2004.
28. K. Lee, S.-J. Lee, and H.-J. Yoo, "Low-Power Network-on-Chip for High-Performance SoC Design," IEEE Trans. Very Large Scale Integration Systems, vol. 14, no. 2, pp. 148-160, 2006.
29. J. Hu and R. Marculescu, "DyAD-Smart Routing for Networks-on-Chip," Proc. 41st Design Automation Conf., pp. 260-263, 2004.
30. A. Banerjee, R. Mullins, and S. Moore, "A Power and Energy Exploration of Network-on-Chip Architectures," Proc. First Int'l Symp. Networks-on-Chip, pp. 163-172, May 2007.
31. V. Soteriou, N. Eisley, H. Wang, B. Li, and L.-S. Peh, "Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks," IEEE Trans. Wery Large Scale Integration Systems, vol. 15, no. 8, pp. 855-868, 2007.
32. J. Hu, U.Y. Ogras, and R. Marculescu, "System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 12, pp. 2919-2933, Dec. 2006.
33. K. Goossens, J. Dielissen, and A. Radulescu, "Aethereal Network on Chip: Concepts, Architectures, and Implementations," IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414-421, Sept./Oct. 2005.
34. A. Adriahantenaina, H. Charlery, A Greiner, L. Mortiez, and C. Zeferino, "Spin: A Scalable, Packet Switched, On-Chip Micro-Network," Proc. Design, Automation and Test in Europe Conf. and Exhibition, pp. 70-73, Mar. 2005.
35. L. Benini and D. Bertozzi, "Network-on-Chip Architectures and Design Method," IEE Proc. Computers and Digital Techniques, vol. 152, pp. 261-272, Mar. 2005.
36. T. Bjerregaard and J. Sparse, "A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip," Proc. Design, Automation and Test in Europe Conf. and Exhibition, pp. 1226-1231, Mar. 2005.