Managing power consumption in networks on chips

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 110-116

  Simunic, Tajana ^a   Boyd, Stephen ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOSED-LOOP CONTROL; DYNAMIC VOLTAGE SCALING; IN NETWORKS; LARGER NETWORKS; NETWORK-CENTRIC; POWER MANAGEMENTS; POWER-MANAGEMENT PROBLEM; SYSTEMS-ON-A-CHIP;

ELECTRIC POWER UTILIZATION; EXHIBITIONS; MANAGEMENT; MANAGERS;

ENERGY MANAGEMENT;

EID: 84893719539     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998257     Document Type: Conference Paper

References (27)

1. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the System-on-a-Chip Interconnect Woes through Communication-Based Design," Design Automation Conference, pp. 667-672, 2001.
2. W. Dally, B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Design Automation Conference, pp. 684-689, 2001.
3. P. Guerrier, A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnections," Design, Automation and Test in Europe, pp. 250-256, 2000.
4. L. Benini, G. De Micheli, "Powering Networks on Chips," International Symposium on System Synthesis, To appear as an Invited talk, 2002.
5. D. Wingrad, "MicroNetwork-Based Integration for SOCs," Design Automation Conference, pp. 673-678, 2001.
6. "Virtual Component Interface Standard Version 2 On-Chip Bus DWG," VSI, April 2001.
7. J-Y. Brunel, W. Kruijtzer, H. Kenter, F. Petrot, L. pasquier, E. de Kock, W. Smits, "COSY Communication IPs," Design Automation Conference, pp. 406-409, 2000.
8. M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, J. Rabaey, "Design Methodology of a Low-Energy Reconfigurable Single-Chip DPS System," Journal of VLSI Signal Processing, 2000.
9. "SA-1110 Microprocessor Technical Reference Manual," Intel, 2000.
10. "AMBA Specification," ARM Inc, May 1999.
11. "The CoreConnect Bus Architecture," IBM, 1999.
12. M. Srivastava, A. Chandrakasan. R. Brodersen, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation," IEEE Transactions on VLSI Systems, vol.4, no.1, pp.42-55, March 1996.
13. C.-H. Hwang and A. Wu, "A Predictive System Shutdown Method for Energy Saving of Event-Driven Computation", International Conference on Computer Aided Design, pp. 28-32, 1997.
14. L. Benini, G. Paleologo, A. Bogliolo and G. De Micheli, "Policy Optimization for Dynamic Power Management", IEEE Transactions on Computer-Aided Design, vol. 18, no. 6, pp. 813-833, June 1999.
15. E. Chung, L. Benini and G. De Micheli, "Dynamic Power Management for non-stationary service requests", Design, Automation and Test in Europe, pp. 77-81, 1999.
16. Q. Qiu, Q. Wu, M. Pedram, "Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service," Design Automation Conference, pp. 701-707, 2001.
17. T. Simunic, L. Benini, P. Glynn, G. De Micheli, "Event-driven Power Management," IEEE Transactions on CAD, pp.840-857, July 2001.
18. M. Weiser, B. Welch, A. Demers, S. Shenker, "Scheduling for reduced CPU energy," Symposium on Operating Systems Design and Implementation pp.13-23, Nov. 1994.
19. K. Govil, E. Chan, H. Wasserman, "Comparing algorithms for Dynamic speed-setting of a low-power CPU," International Conference on Mobile Computing and Networking, Nov. 1995.
20. F. Yao, A. Demers, S. Shenker, "A scheduling model for reduced CPU energy," IEEE Foundations of computer science, pp.374-382, 1995.
21. I. Hong, M. Potkonjak, M. Srivastava, "On-line Scheduling of Hard Real-time Tasks on Variable Voltage Processor," International Conference on Computer-Aided Design, Nov. 1998.
22. T. Ishihara, H. Yasuura, "Voltage Scheduling Problem for dynamically variable voltage processors," IEEE International Symposium on Low Power Electronics and Design, pp.197-202, 1998.
23. Y. Shin, K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," Design Automation Conference, pp.134-139, 1999.
24. S. Lee, T. Sakurai, "Run-time voltage hopping for low-power real-time systems," IEEE International Symposium on Low Power Electronics and Design, pp.806-809, 2000.
25. T. Pering, T. Burd, R. Brodersen, "Voltage scheduling in the IpARM microprocessor system',' IEEE International Symposium on Low Power Electronics and Design, pp.96-101, 2000.
26. T. Simunic, L. Benini, A. Acquaviva, P. Glynn, G. De Micheli: "Dynamic Voltage Scaling for Portable Systems", Design Automation Conference, pp.524-529, 2001.
27. S. Boyd, L. Vandenberghe, Convex Optimization, Lecture Notes, Stanford University, Winter 2001.