CMP network-on-chip overlaid with multi-band RF-interconnect

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 191-202

  Chang, M ^a   Cong, Jason ^a   Kaplan, Adam ^a   Naik, Mishali ^a   Reinman, Glenn ^a   Socher, Eran ^a   Tam, Sai Wang ^a  

^a University of California

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS POINTS; ACTIVE LAYERS; APPLICATION PERFORMANCES; AREA OVERHEADS; IN PACKETS; MANY CORES; MESH TOPOLOGIES; NETWORK ON CHIPS; RADIO FREQUENCIES; SIGNAL PROPAGATIONS; SPEED OF LIGHTS; TRAFFIC BOTTLENECKS;

COMPUTER NETWORKS; COMPUTERS; ELECTRIC NETWORK TOPOLOGY;

COMPUTER ARCHITECTURE;

EID: 51549111756     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658639     Document Type: Conference Paper

References (16)

1. B. Beckmann and D. Wood, "TLC: Transmission Line Caches," in Proceedings of MICRO-36, December 2003.
2. B. Beckmann and D. Wood, "Managing Wire Delay in Large Chip-Multiprocessor Caches," in Proceedings of MICRO-37, December 2004.
3. M.F. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, S.-W. Tam,"CMP Network-on-Chip Overlaid with Multi-Band RF-Interconnect," UCLA Computer Science Department Technical Report UCLA/CSD-TR-07-0032, December 2007.
4. M.F. Chang, V.P. Roychowdhury, L. Zhang, H. Shin, Y. Qian, "RF/wireless interconnect for inter- and intrachip communications," in Proceedings of the IEEE, vol 89. no 4, April 2001.
5. M. F. Chang, I. Verbauwhede, C. Chien, Z. Xu, J. Kim, J. Ko, Q. Gu, and B. Lai, "Advanced RF/Baseband Interconnect Schemes for Inter- and Intra-ULSI communications," in IEEE Transactions on Electron Devices, July 2005.
6. D. Culler, J.P. Singh, A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufman Publishers Inc, San Francisco, CA, 1999.
7. J. Duato and T.M. Pinkston, "A General Theory for Deadlock-Free Adaptive Routing Using a Mixed Set of Resources," in IEEE Transactions on Parallel and Distributed Systems, vol. 12, no. 12, December 2001.
8. C.J. Glass, L.M. Ni, "The Turn Model For Adaptive Routing," in Proceedings of ISCA-19, May 1992.
9. R. Ho, K. W. Mai, and M. Horowitz, "The Future of Wires," in Proceedings of the IEEE, vol 89. no 4, April 2001.
10. D. Huang, T. LaRocca, L. Samoska, A. Fong and M.C.F. Chang, "A 324GHz CMOS Frequency Generator Using a Linear-Superposition Technique," Tech. Dig. ISSCC 2008, February 2008.
11. N. Kirman, M. Kirman, R.K. Dokania, J.F. Martinez, A.B. Apsel, M.A. Watkins, and D.H. Albonesi, "Leveraging Optical Technology in Future Bus-based Chip Multiprocessors," In Proceedings of MICRO-39, December 2006.
12. J. Ko, J. Kim, Z. Xu, Q. Gu, C. Chien, and M.F. Chang, "An RF/Baseband FDMA-Interconnect Transceiver for Reconfigurable Multiple Access Chip-to-Chip Communication," in 2005 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, February 2005.
13. U.Y. Ogras and R. Marculescu, "'It's A Small World After All': NoC Performance Optimization Via Long-Range Link Insertion," in IEEE Transactions on VLSI Systems, vol. 14, no. 7, July 2006.
14. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos, "SESC Simulator," Jan. 2005, http://sesc.sourceforge.net.
15. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The Splash-2 Programs: Characterization and Methodological Considerations," in Proceedings of ISCA-22, June 1995.
16. International Technology Roadmap for Semiconductors: Semiconductor Industry Association, 2006.