Communication and task scheduling of application-specific networks-on-chip

IEE Proceedings: Computers and Digital Techniques

Volumn 152, Issue 5, 2005, Pages 643-651

  Hu, J ^a   Marculescu, R ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ENERGY CONSERVATION; SCHEDULING;

ENERGY-AWARE SCHEDULING (EAS); NETWORK-ON-CHIP (NOC); REAL-TIME CONSTRAINTS; TASK SCHEDULING;

MICROPROCESSOR CHIPS;

EID: 24944436640     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cdt:20045092     Document Type: Conference Paper

References (26)

1. Dally, W.J., and Towels, B.: 'Route packets, not wires: on-chip interconnection networks'. Proc. DAC, June 2001, pp. 684-689
2. Benini, L., and De Micheli, G.: 'Networks on chips: a new SoC paradigm', Computer, 2002, 35, pp. 70-78
3. Hemani, A., et al.: 'Network on a chip: an architecture for billion transistor era'. Proc. IEEE NorChip Conf., Nov. 2000
4. Kumar, S., Soininen, J.-P., Jantsoh, A., Forsell, M., Millberg, M., Oberg, J., and Tiensyria, I.: 'A network on chip architecture and design methodology'. Proc. Symp. on VLSI, April 2002, pp. 117-124
5. Liang, J., Swaminathan, S., and Tesssier, R.: 'aSoC: a scalable, singlechip communications architecture'. Proc. Int. Conf. on PACT, Oct. 2000
6. Culler, D.E., Singh, J.P., and Gupta, A.: 'Parallel computer architecture, a hardware/software approach second edition' (Morgan Kaufmann, 1996)
7. Rijpkema, E., Goossens, K., Radulescu, A., Dielissen, J., van Meertengen, J., Wielage, D., and Waterlander, E.: 'Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip'. Proc. DATE, March 2003
8. Nillson, E.: 'Design and implementation of a hot-potato switch in network on chip'. M.S. Thesis, Royal Institute of Technology (KTH), 2002
9. Sun, Y.: 'Simulation and performance evaluation for networks on chip'. M.S. Thesis, Royal Institute of Technology (KTH), December 2001
10. Hu, J., and Marculescu, R.: 'Energy-aware mapping for tile-based NoC architectures under performance constraints'. Proc. ASP-DAC, Jan. 2003
11. Hu, J., and Marculescu, R.: 'Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures'. Proc. DATE, March 2003
12. Murali, S., and De Micheli, G.: 'Bandwidth-constrained mapping of cores onto NoC architectures'. Proc. DATE, Feb. 2004
13. Eles, P., Doboli, A., Pop, D., and Peng, Z.: 'Scheduling with bus access optimization for distributed embedded systems', IEEE Trans. VLSI, 2000, 8, (5), pp. 472-491
14. Sih, G.C., and Lee, E.A.: 'A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures', IEEE Trans. Parallel Distrib. Syst., 1993, 4, (2), pp. 175-187
15. Zhang, Y., Hu, X., and Chen, D.: 'Task scheduling and voltage selection for energy minimization'. Proc. DAC, June 2002
16. Luo, J., and Jha, N.K.: 'Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems'. Proc. ICCAD, Nov. 2000
17. Dally, W.J., and Seitz, C.L.: 'The torus routing chip', J. Distrib. Comput., 1986, 1, (3), pp. 187-196
18. Ni, L.M., and McKinley, P.K.: 'A survey of wormhole routing techniques in direct networks', Computer, 1993, 26, pp. 62-76
19. Glass, C.J., and Ni, L.M.: The turn model for adaptive routing'. Proc. Int. Symp. on Computer Architecture (ISCA), May 1992, pp. 278-287
20. Ye, T.T., Beninni, L., and De Micheli, G.: 'Analysis of power consumption on switch fabrics in network routers'. Proc. DAC, June 2002
21. Ye, T.T., Benini, L., and De Micheli, G.: 'Packetized on-chip interconnect communication analysis for MPSoC'. Proc. DATE, March 2003
22. Wang, H., Peh, L., and Malik, S.: 'Power model for routers: modeling Alpha 21364 and InfiniBand routers', IEEE Micro, 2003, 24, (1), pp. 26-35
23. Roychowdhury, D., Koren, I., and Krishna, C.M.: 'A voltage scheduling heuristic for real-time task graphs'. Proc. Int. Conf. on Dependable Systems and Networks, June 2003
24. Dick, R.P., Rhodes, D.L., and Wolf, W.: 'TGFF: task graphs for free'. Proc. Int. Workshop on Hardware/Software Codesign, March 1998
25. Garey, M.R., and Johnson, D.S.: 'Computers and intractability: a guide to the theory of NP-completeness' (W.H. Freeman and Company, 1979)
26. Dick, R.: 'Embedded system synthesis benchmarks suites (E3S)', http:// helsinki.ee.princeton.edu/~dickrp/e3s