Error control for network-on-chip links

Error Control for Network-on-Chip Links

Volumn 9781441993137, Issue , 2012, Pages 1-151

  Fu, Bo ^a   Ampadu, Paul ^b  

^a MARVELL SEMICONDUCTOR INC   (United States)

^b University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERRORS; REVIEWS;

ERROR CONTROL; ERROR CONTROL TECHNIQUES; KEY ISSUES; NETWORK ON CHIP LINKS; NETWORK-ON-CHIP(NOC); STATE OF THE ART; SYSTEM DESIGNERS;

NETWORK-ON-CHIP;

EID: 84931827076     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4419-9313-7     Document Type: Book

References (211)

1. Davis AJ et al (2001) Interconnect limits on gigascale integration (GSI) in the 21st Century. Proc IEEE 89:305-324
2. Caignet F, Bendhia DS, Sicard E (2001) The challenge of signal integrity in deepsubmicrometer CMOS technology. Proc IEEE 89:556-573
3. Constantinescu C (2003) Trends and challenges in VLSI circuit reliability. IEEE Micro 23:14-19
4. Im S, Srivastava N, Banerjee K, Goodson EK (2005) Scaling analysis of multilevel interconnect temperatures for high performance ICs. IEEE Trans Electron Devices 52:2710-2719
5. Kleveland B, Qi X, Madden L et al (2002) High-frequency characterization of on-chip digital interconnects. IEEE J Solid-State Circuits 37:716-725
6. Ho R, Mai WK, Horowitz AM (2001) The future of wires. Proc IEEE 89:490-504
7. Bakoglu BH, Meindl DJ (1985) Optimal interconnect circuits for VLSI. IEEE Trans Electron Devices 32:903-909
8. Ismail IY, Friedman GE, Neves LJ (1999) Figures of merit to characterize the importance of on-chip inductance. IEEE Trans Very Large Scale Integr (VLSI) Syst 7:442-449
9. Agarwal K, Sylvester D, Blaauw D (2006) Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Trans Comput Aided Des Integr Circuits Syst 25:892-901
10. Ismail IY (2002) On-chip inductance cons and pros. IEEE Trans Very Large Scale Integr (VLSI) Syst 10:685-694
11. International Technology Roadmap for Semiconductors (2005) http://public.itrs.net
12. Horowitz M, Dally B (2004) How scaling will change processor architecture. In: Proceedings of the international solid state circuits conference (ISSCC), pp 132-133
13. Magen N, Kolodny A, Weiser U, Shamir N (2004) Interconnect-power dissipation in a microprocessor. In: Proceedings of the international workshop on system-level interconnect prediction (SLIP), pp 7-13
14. Soteriou V, Peh SL (2004) Design-space exploration of power-aware on/off interconnection networks. In: Proceedings of the International conference on computer design (ICCD), pp 510-517
15. Shin LJ et al (2011) A 40 nm 16-core 128-thread SPARC SoC processor. IEEE J Solid-State Circuits 46:131-144
16. Zorian Y, Gizopoulos D, Vandenberg C, Magarshack P (2004) Guest editors' introduction: design for yield and reliability. IEEE Des Test Comput 21:177-182
17. Grecu C, Ivanov A, Saleh R, Pande PP (2006) NoC interconnect yield improvement using crosspoint redundancy. In: Proceedings of the IEEE international symposium on defect and fault tolerance in VLSI system (DFT), pp 457-465
18. Karnick T, Hazucha P, Patel J (2004) Characterization of soft errors caused by single event upsets in CMOS processes. IEEE Trans Depend Secure Comput 1:128-143
19. Munteanu D, Autran LJ (2008) Modeling and simulation of single-event effects in digital devices and ICs. IEEE Trans Nucl Sci 55:1854-1878
20. Tang TK, Friedman GE (2000) Delay and noise estimation of CMOS logic gates driving coupled resistive-capacitive interconnections. Integr VLSI J 29:131-165
21. Vittal A, Chen HL, Marek MS et al (1999) Crosstalk in VLSI interconnections. IEEE Trans Comput Aided Des Integr Circuits Syst 18:1817-1824
22. Sylvester D, Hu C (2001) Analytical modeling and characterization of deep submicron interconnect. Proc IEEE 89:634-664
23. Larsson P (1999) Power supply noise in future IC's: a crystal ball reading. In: Proceedings of the IEEE custom integrated circuits conference, pp 467-474
24. Mezhiba VA, Friedman GE (2004) Scaling trends of on-chip power distribution noise. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:386-394
25. Scheffer L (2006) An overview of on-chip interconnect variation. In: Proceedings of the 2006 international workshop on system-level interconnect prediction, pp 27-28
26. Lin Z et al (1998) Circuit sensitivity to interconnect variations. IEEE Trans Semiconductor Manuf 11:557-568
27. Lopez G et al (2007) The impact of size effects and copper interconnect process variations on the maximum critical path delay of single and multi-core microprocessors. In: Proceedings of the international interconnect technology conference, pp 40-42
28. Demircan E (2006) Effects of interconnect process variations on signal integrity. In: Proceedings of the IEEE international SOC conference, pp 281-284
29. Mehrotra V, Nassif S, Boning D, Chung J (1998) Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance. In: Proceedings of the IEEE electron devices meetings (IEDM), pp 767-770
30. Mehrotra V, Sam LS, Boning D et al (2000) A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance. In: Proceedings of the ACM/IEEE design automation conference (DAC), pp 172-175
31. Qi X, Lo S, Luo Y et al (2005) Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations. In: IEEE custom integrated circuit conference, pp 309-312
32. Ajami HA, Banerjee K, Pedram M (2005) Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Trans Comput Aided Des Integr Circuits Syst 24:849-861
33. Khazaka R, Nakhla M (1998) Analysis of high-speed interconnects in the presence of electromagnetic interference. IEEE Trans Microw Theory Tech 46:940-947
34. Nassif S (2000) Delay variability: sources, impacts and trends. In: Proceedings of the IEEE international solid-state circuits conference digest of technical papers, pp 7-9
35. Sotiriadis P (2002) Interconnect modeling and optimization in deep submicron technologies. Dissertation, Massachusetts Institute of Technology
36. Tamhankar R, Murali S, Stergiou S et al (2007) Timing-error-tolerant network-on-chip design methodology. IEEE Trans Comput Aided Des Integr Circuits Syst 26:1297-1310
37. Balasubramanian A, Sternberg LA, Bhuva LB, Massengill WL (2006) Crosstalk effects caused by single event hits in deep sub-micron CMOS technologies. IEEE Trans Nucl Sci 53:3306-3311
38. Balasubramanian A et al (2008) Measurement and analysis of interconnect crosstalk due to single events in a 90 nm CMOS technology. IEEE Trans Nucl Sci 55:2079-2084
39. Srinivasan J, Adve V S, Bose P, Rivers AJ (2004) The case for lifetime reliabilityaware microprocessors. In: Proceedings of the 31st international symposium on computer architecture (ISCA), pp 276-287
40. Xuan X, Singh A, Chatterjee A (2003) Reliability evaluation for integrated circuit with defective interconnect under electromigration. In: Proceedings of the international symposium on quality electronic design, pp 29-34
41. Heydari P, Pedram M (2003) Ground bounce in digital VLSI circuits. IEEE Trans Very Large Scale Integr (VLSI) Syst 11:180-193
42. Zhao C, Bai X, Dey S (2007) Evaluating transient error effects in digital nanometer circuits. IEEE Trans Reliab 56:381-391
43. Maheshwari A, Burleson W, Tessier R (2004) Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:299-311
44. Heidel FD et al (2008) Alpha-particle-induced upsets in advanced CMOS circuits and technology. IBM J Res Dev 52:225-232
45. Tipton DA et al (2006) Multiple-bit upset in 130 nm CMOS technology. IEEE Trans Nucl Sci 53:3259-3264
46. Lehtonen T, Wolpert D, Liljeberg P, Plosila J, Ampadu P (2010) Self-adaptive system for addressing permanent errors in on-chip interconnects. IEEE Trans Very Large Scale Integr (VLSI) Syst 18:527-540
47. Hegde R, Shanbhag RN (2000) Toward achieving energy-efficiency in presence of deep submicron noise. IEEE Trans Very Large Scale Integr (VLSI) Syst 8:379-391
48. Bertozzi D, Benini L, De Micheli G (2005) Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Trans Comput Aided Des Integr Circuits Syst 24:818-831
49. Zimmer H, Jantsch A (2003) A fault model notation and error-control scheme for switch-toswitch buses in a network-on-chip. In: Proceedings of the international conference on hardware/software codesign and system synthesis (CODES-ISSS), pp 188-193
50. De Micheli G, Benini L (2006) Networks on chips: technology and tools. Elsevier, Amsterdam
51. Lehtonen T, Liljeberg P, Plosila J (2007) Online reconfigurable self-timed links for fault tolerant NoC. VLSI Des. Article ID 94676:13
52. Fu B, Ampadu P (2008) A multi-wire error correction scheme for reliable and energy efficient SoC links using Hamming product codes. In: Proceedings of the IEEE international SoC conference (SoCC), pp 59-62
53. Fu B, Ampadu P (2008) An energy-efficient multi-wire error control scheme for reliable onchip interconnects using Hamming product codes. VLSI Des Article ID: 109490, 1-14, doi:101155/2008/109490
54. Fu B, Ampadu P (2009) On hamming product codes with type-II hybrid ARQ for on-chip interconnects. IEEE Trans Circuits Syst I Reg Papers 56:2042-2054
55. Agarwal K, Sylvester D, Blaauw D (2006) Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Trans Computer-Aided Des Integr Circuits Syst 5:892-901
56. Massoud Y (2002) Managing on-chip inductive effects. IEEE Trans Very Large Scale Integr (VLSI) Syst 6:789-798
57. Huang X, Cao Y, Sylvester D et al (2000) RLC signal integrity analysis of high-speed global interconnects. In: Proceedings of IEEE international electron devices meeting (IEDM), pp 731-743
58. Zhang J, Friedman GE (2004) Effect of shield insertion on reducing crosstalk noise between coupled interconnects. In: Proceedings of IEEE international symposium on circuits and system (ISCAS), pp 529-532
59. Lepak MK, Xu M, Chen J, He L (2004) Simultaneous shielding insertion and net ordering for capacitive and inductive couplingminimization. ACMTrans Des Autom Electron Syst 3:290-309
60. Kaul H, Sylvester D, Blauw D (2002) Active shields: a new approach to shielding global wires. In: Proceedings of IEEE/ACM great lakes symposium on VLSI (GLSVLSI), pp 112-117
61. Kaul H, Sylvester D, Blaauw D (2004) Performance optimization of critical nets through active shielding. IEEE Trans Circuits Syst I Reg Papers 12:2417-2435
62. Adler V, Friedman GE (2000) Uniform repeater insertion in RC trees. IEEE Trans Circuits Syst I Fund Theor Appl 10:1515-1523
63. Alpert JC, Devgan A, Quay TS (1999) Buffer insertion for noise and delay optimization. IEEE Trans Computer-Aided Des Integr Circuits Syst 11:1633-1645
64. Kahng B A, Muddu S, Sarto E, Sharma R (1998) Interconnect tuning strategies for highperformance ICs. In: Proceedings of the design, automation and test in Europe (DATE), pp 471-478
65. Ghoneima M, Ismail Y (2005) Optimum positioning of interleaved repeaters in bidirectional buses. IEEE Trans Comput-Aided Des Integr Circuits Syst 3:461-469
66. Akl JC, Bayoumi AM (2008) Reducing interconnect delay uncertainty via hybrid polarity repeater insertion. IEEE Trans Very Large Scale Integr (VLSI) Syst 9:1230-1239
67. Kaul H, Seo J S, Anders M, Sylvester D, Krishnamurthy R (2008) A robust alternate repeater technique for high performance busses in the multi-core era. In: Proceedings of the IEEE international symposium on circuits and systems (ISCAS), pp 372-375
68. Sridhara RS, Ahmed A, Shanbhag RN (2004) Area and energy-efficient crosstalk avoidance codes for on-chip busses. In: Proceedings of international conference on computer design (ICCD), pp 12-17
69. Duan C, Tirumala A, Khatri PS (2001) Analysis and avoidance of crosstalk in on-chip buses. In: Proceedings of hot interconnects, pp 133-138
70. Victor B, Keutzer K (2001) Bus encoding to prevent crosstalk delay. In: Proceedings of IEEE/ACM international conference on computer-aided design (ICCAD), pp 57-63
71. Patel NK, Markov L (2004) Error-correction and crosstalk avoidance in DSM busses. IEEE Trans Very Large Scale Integr (VLSI) Syst 10:1076-1080
72. Sridhara RS, Shanbhag RN (2007) Coding for reliable on-chip buses: a class of fundamental bounds and practical codes. IEEE Trans Computer-Aided Des Integr Circuits Syst 5:977-982
73. Hirose K, Yassura H (2000) A bus delay reduction technique considering crosstalk. In: Proceedings of the design, automation and test in Europe (DATE), pp 441-445
74. Nose K, Sakurai T (2001) Two schemes to reduce interconnect delay in bi-directional and unidirectional buses. In: Proceedings of VLSI symposium, pp 193-194
75. Ghoneima M, Ismail Y (2004) Effect of relative delay on the dissipated energy in coupled interconnects. In: Proceedings of IEEE international symposium on circuits and systems (ISCAS), pp 525-528
76. Kim WK, Jung OS, Kim T (2003) Coupling delay optimization by temporal decorrelation using dual threshold voltage technology. IEEE Trans Very Large Scale Integr (VLSI) Syst 5:879-887
77. Ghoneima M, Ismail IY, Khellah MM, Tschanz WJ, De V (2006) Reducing the effective coupling capacitance in buses using threshold voltage adjustment techniques. IEEE Trans Circuits Syst I Fund Theor Appl 9:1928-1933
78. Nieuwland KA, Katoch A, Meijer M (2004) Reducing cross-talk induced power consumption and delay. In: Proceedings of international workshop on power and timing modeling optimization and simulation (PATMOS), pp 179-188
79. Ghoneima M et al (2006) Skewed repeater bus: a low power scheme for on-chip bus. IEEE Trans Circuits Syst I Fund Theor Appl 7:1904-19106
80. Zhao S, Roy K, Koh KC (2002) Decoupling capacitance allocation and its application to power supply noise aware floorplanning. IEEE Trans Computer-Aided Des Integr Circuits Syst 1:8-92
81. Su H, Sapatnekar SS, Nassif RS (2003) Optimal decoupling capacitor sizing and placement for standard cell layout designs. IEEE Trans Computer-Aided Des Integr Circuits Syst 4:428-436
82. Popovich M, Sotman M, Kolodny A, Friedman GE (2008) Effective radii of on-chip decoupling capacitors. IEEE Trans Very Large Scale Integr (VLSI) Syst 7:894-907
83. Sotiriadis P, Chandrakasan A (2000) Reducing bus delay in sub-micron technology using coding. In: Proceedings of the IEEE Asia and South Pacific design automation conference (ASPDAC), pp 109-114
84. Li L et al. (2004) A crosstalk aware interconnect with variable cycle transmission. In: Proceedings of the design, automation and test in Europe (DATE), pp 102-107
85. Duan C, Cordero Calle HV, Khatri PS (2009) Efficient on-chip crosstalk avoidance DODEC design. IEEE Trans Very Large Scale Integr (VLSI) Syst 4:551-560
86. Li L, Vijaykrishnan N, Kandemir M, Irwin JM (2003) Adaptive error protection for energy efficiency. In: Proceedings of IEEE/ACM international conference on computer-aided design (ICCAD), pp 2-7
87. Bertozzi D, Benini L (2004) Xpipes: a network-on-chip architecture for gigascale systems-onchip. IEEE Circuits Syst Mag 4:18-31
88. Sridhara S, Shanbhag RN (2005) Coding for system-on-chip networks: a unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 6:655-667
89. Murali S, Theocharides T, Vijaykrishnan N, Irwin JM, Benini L, De Micheli G (2005) Analysis of error recovery schemes for networks-on-chips. IEEE Des Test Comput 5:434-442
90. Rossi D, Nieuwland KA, Katoch A, Metra C (2005) Exploiting ECC redundancy to minimize crosstalk impact. IEEE Des Test Comput 1:59-70
91. Worm F, Ienne P, Thiran P, Micheli DG (2005) A robust self-calibrating transmission scheme for on-chip networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 1:126-139
92. Komatsu S, Fujita M (2005) Low power and fault tolerant encoding methods for on-chip data transfer in practical applications. IEICE Trans Fund E88-A (12):3282-3289
93. Pande PP, et al. (2006) Design of low power & reliable networks on chip through joint crosstalk avoidance and forward error correction coding. In: Proceedings of IEEE international symposium on defect and fault tolerance in VLSI systems (DFT), pp 466-476
94. Ejlali A, Al-Hashimi MB, Rosinger P, Miremadi GS (2007) Joint consideration of faulttolerance, energy-efficiency and performance in on-chip networks. In: Proceedings of the design, automation and test in Europe (DATE), pp 1-6
95. Rossi D, Angelini P, Metra C (2007) Configurable error control scheme for NoC signal integrity. In: Proceedings of international on line testing symposium (IOLTS), pp 43-48
96. Yu Q, Ampadu P (2008) Adaptive error control for NoC switch-to-switch links in a variable noise environment. In: Proceedings of IEEE international symposium on defect and fault tolerance in VLSI system (DFT), pp 352-360
97. Ganguly A, Pande PP, Belzer B, Grecu C (2008) Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding. J Electron Test Theor Appl (JETTA), Special Issue on Defect and Fault Tolerance, 67-81
98. Lehtonen T, Liljeberg P, Plosila J (2007) Analysis of forward error correction methods for nanoscale networks-on-chip. In: Proceedings of 2nd international conference on nano-networks (Nano-Net), pp 1-5
99. Rossi D, Nieuwland KA, Dijk SVE, Kleihorst PR, Metra C (2008) Power consumption of fault tolerant busses. IEEE Trans Very Large Scale Integr (VLSI) Syst 5:542-553
100. Yu Q, Ampadu P (2009) Adaptive error control for nanometer scale NoC links. IET Comput Digit Tech 6:643-659, Special issue on advances in nanoelectronics circuits and systems
101. Fu B, Ampadu P (2010) Error control combining Hamming and product codes for energy efficient nanoscale on-chip interconnects. IET Comput Digit Tech 3:251-261
102. Fu B, Ampadu P (2009) A dual-mode hybrid ARQ scheme for energy efficient on-chip interconnects. In: Springer lecture notes of the institute for computer sciences, social-informatics and telecommunications engineering - 3 rd international ICST conference NanoNet 2008, revised selected papers, pp 74-79
103. Lin S et al (1984) Automatic-repeat-request error-control schemes. IEEE Commun Mag 12:5-17
104. Lin S, Costello JD (2004) Error control coding, 2nd edn. Prentice Hall, Upper Saddle River
105. Bertozzi D, Benini L, De Micheli G (2005) Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Trans Computer-Aided Des Integr Circuits Syst 6:818-831
106. Benice JR, Frey HA (1964) An analysis of retransmission systems. IEEE Trans Commun Technol 4:135-145
107. Metzner JJ (1979) Improvements in block-retransmission schemes. IEEE Trans Commun 2:524-532
108. Grecu C, Ivanov A, Saleh R, Pande PP (2006) NoC interconnect yield improvement using crosspoint redundancy. In: Proceedings of IEEE international symposium on defect and fault tolerance in VLSI systems (DFT), pp 457-465
109. Lehtonen T, Wolpert D, Liljeberg P, Plosila J, Ampadu P (2010) Self-adaptive system for addressing permanent errors in on-chip interconnects. IEEE Trans Very Large Scale Integer (VLSI) Syst 4:527-540
110. Gschwind M, Hofstee H, Flachs B et al (2006) Synergistic processing in Cell's multicore architecture. IEEE Micro 26:10-24
111. ARM AMBA specification and multilayer AHB specification (rev2.0). http://www.arm.com
112. ARM AMBA 3.0 AXI specification. http://www.arm.com/armtech/AXI
113. IBMCoreConnect specification. http://www.ibm.com/chips/techlib/techlib.nsf/product families/CoreConnect-Bus-Architecture
114. Wishbone specification. http://www.opencores.org/wishbone
115. Pasricha S, Dutt N, Ben-Romdhane M (2004) Fast exploration of bus-based on-chip communication architectures. In: International conference on hardware/software codesign and system synthesis (CODES-ISSS), pp 242-247
116. Mattson GT et al. (2010) The 48-core SCC processor: the programmer's view. In: Proceedings of ACM/IEEE conference on supercomputing (SC), pp 1-11
117. Howard J et al (2011) A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J Solid-State Circuits 46:173-183
118. Pande PP, Grecu C, Ivanov A, Saleh R (2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans Comput 54:1025-1040
119. Millberg M, Nilsson E, Thid R, Jantsch A (2004) Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In: Proceedings of the design, automation and test in Europe conference and exhibition (DATE), pp 890-895
120. Wentzlaff D et al (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27:15-31
121. Gratz P, Kim C, Sankaralingam K, Hanson H et al (2007) On-chip interconnection networks of the TRIPS chip. IEEE Micro 27:41-50
122. Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnects for a teraflops processor. IEEE Micro 27:51-61
123. Ilitzky AD, Hoffman DJ, Chun A, Esparza PB (2007) Architecture of the scalable communications core's network on chip. IEEE Micro 27:62-74
124. Sgroi M et al. (2001) Addressing the system-on-a-chip interconnect woes through communicationbased design. In: Proceedings of 38th Design Automation Conference (DAC), pp 667-672
125. Bolotin E, Cidon I, Ginosar R, Kolodny A (2004) Cost considerations in network on chip. Integr VLSI J 38:19-42
126. Dehyadgari M, Nickray M, Afzali-kusha A, Navabi Z (2005) Evaluation of pseudo adaptive XY routing using an object oriented model for NOC. In: The 17th international conference on microelectronics
127. Bobda C, Ahmadinia A, Majer M et al (2005) DyNoC: a dynamic infrastructure for communication in dynamically reconfigurable devices. In: International conference on field programmable logic and applications, pp 153-158
128. Kariniemi H, Nurmi J (2004) Arbitration and routing schemes for on-chip packet networks. In: Interconnect-centric design for advanced SoC and NoC, pp 253-282
129. Dally JW, Towles B (2004) Principles and practices of interconnection networks. Morgan Kauffman, San Francisco
130. Andriahantenaina A, Charlery H, Greiner A et al. (2003) SPIN: a scalable, packet switched, on-chip micro-network. In: Design automation and test in Europe conference and exhibition (DATE), pp 70-73
131. Kim J, Park D, Theocharides T et al. (2005) A low latency router supporting adaptivity for onchip interconnects. In: Proceedings of 42nd design automation conference (DAC), pp 59-564.
132. Andreasson D, Kumar S (2005) Slack-time aware routing in NoC systems. In: IEEE international symposium on circuits and systems, pp 2353-2356
133. Wolkotte PT, Smit G, Rauwerda KG, Smit TL (2005) An energy-efficient reconfigurable circuit switched network-on-chip. In: Proceedings of the 19th IEEE international parallel and distributed processing symposium (IPDPS)
134. Kumar S, Jantsch A, Soininen PJ et al. (2002) A network on chip architecture and design methodology. In: Proceedings of IEEE computer society annual symposium on VLSI, pp 105-112
135. Wentzla D, Griffin P, Hoffmann H et al (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27:15-31
136. Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: 20th annual international conference on supercomputing, pp 187-198
137. Nicopoulos CA, Dongkook P, Jongman K et al (2006) ViChar: a dynamic virtual channel regulator for network-on-chip routers. In: 39th Annual IEEE/ACM international symposium on microarchitecture (MICRO), pp 333-346
138. Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. Acm Comput Surv 38:1-51
139. Lehtonen T, Wolpert D, Liljeberg P, Plosila J, Ampadu P (2010) Self-adaptive system for addressing permanent errors in on-chip interconnects. IEEE Trans Very Large Scale Integr (VLSI) Syst 18:527-540
140. Bertozzi D, Benini L (2004) Xpipes: a network-on-chip architecture for gigascale systems-onchip. IEEE Circuits Syst Mag 4:18-31
141. Murali S, Theocharides T, Vijaykrishnan N, Irwin JM, Benini L, De Micheli G (2005) Analysis of error recovery schemes for networks-on-chips. IEEE Des Test Comput 22:434-442
142. Pirretti M, Link MG, Brooks RR et al (2004) Fault tolerant algorithms for network-on-chip interconnect. In: IEEE computer society annual symposium on VLSI, pp 46-51
143. Dumitras T, Kerner S, Marculescu R (2003) Towards on-chip fault tolerant communication. In: Proceedings of ACM/IEEE design automation conference (DAC), pp 225-232
144. Sridhara S, Shanbhag RN (2005) Coding for system-on-chip networks: a unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 13:655-667
145. Bertozzi D, Benini L, De Micheli G (2005) Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Trans Computer-Aided Design Integr Circuits Syst 24:818-831
146. Rossi D, Nieuwland KA, Katoch A, Metra C (2005) Exploiting ECC redundancy to minimize crosstalk impact. IEEE Des Test Comput 22:59-70
147. Rossi D, Nieuwland KA, Dijk SVE, Kleihorst PR, Metra C (2008) Power consumption of fault tolerant busses. IEEE Trans Very Large Scale Integr (VLSI) Syst 16:542-553
148. Worm F, Ienne P, Thiran P, Micheli DG (2005) A robust self-calibrating transmission scheme for on-chip networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 13:126-139
149. Ejlali A, Al-Hashimi MB, Rosinger P, Miremadi GS, Benini L (2010) Performability/energy tradeoff in error-control schemes for on-chip networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 18:1-14
150. Li L, Vijaykrishnan N, Kandemir M, Irwin JM (2003) Adaptive error protection for energy efficiency. In: Proceedings of IEEE/ACM international conference on computer-aided design (ICCAD), pp 2-7
151. Rossi D, Angelini P, Metra C (2007) Configurable error control scheme for NoC signal integrity. In: Proceedings of international on line testing symposium (IOLTS), pp 43-48
152. Fujiwara E (2006) Code design for dependable systems: theory and practical applications. Wiley, Hoboken
153. Yu Q, Ampadu P (2008) Adaptive error control for NoC switch-to-switch links in a variable noise environment. In: Proceedings of IEEE international symposium on defect and fault tolerance in VLSI system (DFT), pp 352-360
154. Yu Q, Ampadu P (2009) Adaptive error control for nanometer scale NoC links. IET Comput Digit Tech 3:643-659 (Special issue on advances in nanoelectronics circuits and systems)
155. Lehtonen T, Liljeberg P, Plosila J (2007) Online reconfigurable self-timed links for fault tolerant NoC, VLSI Design. Article ID 94676:13
156. Zimmer H, Jantsch A (2003) A fault model notation and error-control scheme for switch-toswitch buses in a network-on-chip. In: Proceedings of international conference hardware/software codesign and systems synthesis (CODES-ISSS), pp 188-193
157. Gangly A, Pande PP, Belter B, Grecu C (2008) Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding. J Electron Tes: Theory Apple (JETTA), 67-81 (Special issue on defect and fault tolerance)
158. Gangly A, Pande PP, Belter B (2009) Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects. IEEE Trans VLSI Syst 17:1626-1639
159. Lehtonen T, Liljeberg P, Plosila J (2007) Analysis of forward error correction methods for nanoscale networks-on-chip. In: Proceedings of 2nd international conference on nano-networks (Nano-Net), pp 1-5
160. Lin S, Costello DJ (2004) Error control coding, 2nd edn. Prentice Hall, Englewood Cliffs
161. Sridhara S, Shanbhag RN (2005) Coding for system-on-chip networks: a unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:655-667
162. Rossi D, Metra C, Nieuwland KA, Atul K (2005) Exploiting ECC redundancy to minimize crosstalk impact. IEEE Des Test Comput 22:59-70
163. Zimmer H, Jantsch A (2003) A fault model notation and error-control scheme for switch-toswitch buses in a network-on-chip. In: Proceedings international conference hardware/software codesign and system synthesis (CODES-ISSS), pp 188-193
164. Yu Q, Ampadu P (2008) Adaptive error control for NoC switch-to-switch links in a variable noise environment. In: Proceedings IEEE international symposium on defect and fault tolerance in VLSI system (DFT), pp 352-360
165. Pei BT, Zukowski C (1992) High speed parallel CRC circuits in VLSI. IEEE Trans Commun 40:653-657
166. Shieh DM, Sheu HM, Chen HC, Lo FH (2001) A systematic approach for parallel CRC computations. J Inf Sci Eng 17:445-461
167. Burton OH (1971) Inversionless decoding of binary BCH codes. IEEE Trans Inf Theory 17:464-466
168. Reed SI, Solomon G (1960) Polynomial codes over certain finite fields. J Soc Ind Appl Math 8:300-304
169. Elias P (1954) Error-free coding. IEEE Trans Inf Theory 4:29-37
170. Fujiwara E (2006) Code design for dependable systems: theory and practical applications. Wiley Interscience, Hoboken
171. Pyndiah R (1998) Near-optimum decoding of product codes: block turbo codes. IEEE Trans Commun 46:1003-1010
172. Fu B, Ampadu P (2009) On hamming product codes with type-II hybrid ARQ for on-chip interconnects. IEEE Trans Circuits Syst I, Reg Papers 9:2042-2054
173. Magen N, Kolodny A, Weiser U, Shamir N (2004) Interconnect-power dissipation in a microprocessor. In: Proceedings international workshop on system-level interconnect prediction (SLIP), pp 7-13
174. Soteriou V, Peh SL(2004) Design-space exploration of power-aware on/off interconnection networks. In: Proceedings international conference on computer design (ICCD), pp. 510-517
175. Sridhara S, Shanbhag RN (2005) Coding for system-on-chip networks: a unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:655-667
176. Bertozzi D, Benini L, De Micheli G (2005) Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Trans Comput-Aided Des Integr Circuits Syst 6:818-831
177. Murali S, Theocharides T, Vijaykrishnan N, Irwin JM, Benini L, De Micheli G (2005) Analysis of error recovery schemes for networks-on-chips. IEEE Des Test Comput 5:434-442
178. Ejlali A, Al-Hashimi MB, Rosinger P, Miremadi GS, Benini L (2010) Performability/energy tradeoff in error-control schemes for on-chip networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 18:1-14
179. Zhang H, Varghese G, Rabaey MJ (2000) Low-swing on-chip signaling techniques: effectiveness and robustness. IEEE Trans Very Large Scale Integr (VLSI) Syst 3:264-272
180. Worm F, Ienne P, Thiran P, Micheli DG (2005) A robust self-calibrating transmission scheme for on-chip networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 1:126-139
181. Fu B, Ampadu P (2008) An energy-efficient multi-wire error control scheme for reliable onchip interconnects using Hamming product codes. VLSI Des 2008:1-14. doi:101155/2008/109490
182. Fu B, Ampadu P (2009) On hamming product codes with type-II hybrid ARQ for on-chip interconnects. IEEE Trans Circuits Syst I, Reg Papers 9:2042-2054
183. Lin S, Costello D, Miller M (1984) Automatic-repeat-request error-control schemes. IEEE Commun Mag 12:5-17
184. Srinivasan RG (1996) Modeling the cosmic-ray-induced soft-error rate in integrated circuits: an overview. IBM J Res Dev 1:77-89
185. Sridhara S, Shanbhag RN (2005) Coding for system-on-chip networks: a unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:655-667
186. Arizona State University. Predictive technology model [Online] http://ptm.asu.edu
187. Pande PP, Grecu C, Ivanov A, Saleh R (2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans Comput 54:1025-1040
188. Kim J S, Taylor M B, Miller J, Wentzlaff D (2003) Energy characterization of a tiled architecture processor with on-chip networks. In: Proceedings international symposium on low power electronics and design (ISLPED), pp 424-427
189. Vangal S et al (2008) An 80-tile sub-100-W teraFLOPS processor in 65-nm CMOS. IEEE J Solid-State Circuits 43:29-41
190. Scheffer L (2002) Methodologies and tools for pipelined on-chip interconnect. In: Proceedings international conference on computer design (ICCD), pp 152-157
191. Pei BT, Zukowski C (1992) High speed parallel CRC circuits in VLSI. IEEE Trans Commun 40:653-657
192. Fu B, Ampadu P (2010) Error control combining Hamming and product codes for energy efficient nanoscale on-chip interconnects. IET Comput Digit Tech 4:251-261
193. Li L, Vijaykrishnan N, Kandemir M, Irwin JM(2003) Adaptive error protection for energy efficiency. In: Proceedings IEEE/ACM international conference on computer-aided design (ICCAD), pp 2-7
194. Rossi D, Angelini P, Metra C (2007) Configurable error control scheme for NoC signal integrity. In: Proceedings international on line testing symposium (IOLTS), pp 43-48
195. Sun F, Devarajan S, Rose K, Zhang T (2007) Design of on-chip error correction systems for multilevel NOR and NAND flash memories. IET Circuits Devices Syst 1:241-249
196. Sridhara S, Shanbhag RN (2005) Coding for system-on-chip networks: a unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:655-667
197. Rossi D, Metra C, Nieuwland KA, Atul K (2005) Exploiting ECC redundancy to minimize crosstalk impact. IEEE Des Test Comput 22:59-70
198. Rossi D, Metra C, Nieuwland KA, Atul K (2005) New ECC for crosstalk impact minimization. IEEE Des Test Comput 22:340-348
199. Patel KN, Markov IL (2004) Error-correction and crosstalk avoidance in DSM busses. IEEE Trans Very Large Scale Integr (VLSI) Syst 12:1076-1080
200. Ganguly A, Pande PP, Belzer B, Grecu C (2008) Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding. J Electron Testing Theory Appl (JETTA), 67-81, Special Issue on Defect and Fault Tolerance
201. Ganguly A, Pande PP, Belzer B (2009) Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects. IEEE Trans Very Large Scale Integr (VLSI) Syst 17:1626-1639
202. Sridhara S, Shanbhag RN (2007) Coding for reliable on-chip buses: a class of fundamental bounds and practical codes. IEEE Trans Comput-Aided Des Integr Circuits Syst 5:977-982
203. Sridhara S, Ahmed A, Shanbhag RN(2004) Area and energy-efficient crosstalk avoidance codes for on-chip busses. In: Proceedings International Conference on Computer Design (ICCD), pp 12-17
204. Duan C, Tirumala A, and Khatri SP(2001) Analysis and avoidance of crosstalk in on-chip buses. In: Proceedings of the international conference on hot interconnects, pp. 133-138
205. Victor B, Keutzer K (2001) Bus encoding to prevent crosstalk delay. In: Proceedings IEEE/ACM international conference on computer-aided design (ICCAD), pp 57-63
206. Sridhara R S, Shanbhag RN(2005) Coding for reliable on-chip buses: Fundamental limits and practical codes. In: Proceedings VLSI design, pp 417-422
207. Hirose K, Yassura H (2000) A bus delay reduction technique considering crosstalk. In: Proceedings of design, automation and test in Europe (DATE), pp 441-445
208. Nose K, Sakurai T (2001) Two schemes to reduce interconnect delay in bi-directional and unidirectional buses. In: Proceedings of VLSI symposium, pp 193-194
209. Fu B, Ampadu P (2010) Exploiting parity computation latency for on-chip crosstalk reduction. IEEE Trans Circuits Syst II: Express Briefs 57:399-403
210. Arizona State University Predictive Technology Model [Online] Available: http://ptm.asu.edu
211. Akl CJ, Bayoumi MA (2008) Reducing interconnect delay uncertainty via hybrid polarity repeater insertion. IEEE Trans Very Large Scale Integr (VLSI) Syst 16:1230-1239