Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

ACM Transactions on Design Automation of Electronic Systems

Volumn 9, Issue 3, 2004, Pages 290-309

  Lepak, Kevin M ^a   Xu, Min ^a   Chen, Jun ^a   He, Lei ^a,b  

^a UNIVERSITY OF WISCONSIN   (United States)

^b University of California   (United States)

Author keywords

Net ordering; Noise minimization; On chip inductance; Shielding; Signal integrity; VLSI physical design automation

Indexed keywords

EID: 15844363390     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1013948.1013950     Document Type: Article

References (21)

1. BSIM. http://www-device.eecs.berkeley.edu/bsimS/.
2. CHANG, C.-C. AND CONG, J. 2000. Pseudo pin assignment with crosstalk noise control. In Proceedings of the International Symposium on Physical Design (Apr.).
3. CHEN, J. AND HE, L. 2002. Determination of worst-case crosstalk noise for non-switching victims in ghz+ buses. In Proceedings of the ACM / IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, ACM, New York.
4. COUDERT, O. 1997. Exact coloring of real-life graphs is easy. In Proceedings of the Design Automation Conference.
5. GAO, T. AND LIU, C. L. 1993. Minimum crosstalk channel routing. In Proceedings of the International Conference on Computer-Aided Design (Nov.), pp. 692-696.
6. GAO, T. AND LIU, C. L. 1994. Minimum crosstalk switchbox routing. In Proceedings of the International Conference on Computer-Aided Design (Nov.), pp. 610-615.
7. GAREY, M. R. AND JOHNSON, D. S. 1979. Computers and Intractability: A guide to the Theory of NP-Completeness. Freeman, San Francisco, Calif.
8. HE, L., CHANG, N., LIN, S., AND NAKAGAWA, O. S. 1999. An efficient inductance modeling for on-chip interconnects. In Proceedings of the IEEE Custom Integrated Circuits Conference (May), pp. 457-460.
9. KAMON, M., TSUK, M., AND WHITE, J. 1994. FastHenry: A multipole-accelerated 3d inductance extraction program. IEEE Trans. on MIT.
10. KAY, R. AND RUTENBAR, R. A. 2000. Wire packing: A strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution. In Proceedings of the International Symposium on Physical Design (Apr.).
11. KIROVSKI, D. AND POTKONJAK, M. 1998. Efficient coloring of a large spectrum of graphs. In Proceedings of the Design Automation Conference.
12. LEPAK, K. M. AND HE, L. 2000. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. In Proceedings of the International Symposium on Physical Design.
13. LEPAK, K. M., LUWANDI, I., AND HE, L. 2001. Simultaneous shield insertion and net ordering for coupled RLC nets under explicit noise constraint. In Proceedings of the Design Automation Conference.
14. LILLIS, J., CHENG, C., LIN, S., AND CHANG, N. 1999. High-performance interconnect analysis and synthesis. Wiley, New York.
15. RUEHLI, A. 1974. Equivalent circuit models for three-dimensional multiconductor systems. IEEE Trans. on MIT.
16. SECHEN, C. 1997. An improved simulated annealing algorithm for row-based placement. In Proceedings of the International Conference on Computer Aided Design, pp. 478-481.
17. SEMICONDUCTOR INDUSTRY ASSOCIATION. 2000. International Technology Roadmap for Semiconductors. Semiconductor Industry Association.
18. SHERWANI, N. 1999. Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers.
19. XIONG, J. AND HE, L. 2004. Full-chip routing optimization with rlc crosstalk budgeting. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 23, 3 (Mar.).
20. XUE, T. AND KUH, E. S. 1997. Post global routing crosstalk synthesis. IEEE Trans. CAD-16, 1418-1430.
21. YIM, J. S. AND KYUNG, C. M. 1999. Reducing cross-coupling among interconnect wires in deepsubmicron datapath design. In Proceedings of the Design Automation Conference (June).