-
1
-
-
0036149420
-
Networks on chips: A new SOC paradigm
-
Jan.
-
L. Benini and G. De Micheli, "Networks on chips: A new SOC paradigm," IEEE Comput., vol.35, no.1, pp. 70-78, Jan. 2002.
-
(2002)
IEEE Comput.
, vol.35
, Issue.1
, pp. 70-78
-
-
Benini, L.1
De Micheli, G.2
-
2
-
-
34548858682
-
An 80-tile 1.28TFLOPS network-on-chip in 65nmCMOS
-
Feb.
-
S.Vangal, "An 80-tile 1.28TFLOPS network-on-chip in 65nmCMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 98-589.
-
(2007)
Proc. IEEE Int. Solid-State Circuits Conf.
, pp. 98-589
-
-
Vangal, S.1
-
4
-
-
33646922057
-
The future of wires
-
Apr.
-
R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol.89, no.4, pp. 490-504, Apr. 2001.
-
(2001)
Proc. IEEE
, vol.89
, Issue.4
, pp. 490-504
-
-
Ho, R.1
Mai, K.W.2
Horowitz, M.A.3
-
5
-
-
0036575107
-
Embedded robustness IPs for transient-error-free ICs
-
May-Jun.
-
E. Dupont, M. Nicolaidis, and P. Rohr, "Embedded robustness IPs for transient-error-free ICs," IEEE Design Test Comput., vol.19, no.3, pp. 54-68, May-Jun. 2002.
-
(2002)
IEEE Design Test Comput.
, vol.19
, Issue.3
, pp. 54-68
-
-
Dupont, E.1
Nicolaidis, M.2
Rohr, P.3
-
6
-
-
33748331354
-
Soft-error-rate-analysis (SERA) methodology
-
Oct.
-
N. R. Shanbhag and M. Zhang, "Soft-error-rate-analysis (SERA) methodology," IEEE Trans. Comput.-Aided Design Circuits Syst., vol.25, no.10, pp. 2140-2155, Oct. 2006.
-
(2006)
IEEE Trans. Comput.-Aided Design Circuits Syst.
, vol.25
, Issue.10
, pp. 2140-2155
-
-
Shanbhag, N.R.1
Zhang, M.2
-
7
-
-
43749083472
-
Crosstalk-aware energy reduction inNOCcommunication fabrics
-
(SOCC)
-
P. P. Pande, H. Zhu, A. Ganguly, and C. Grecu, "Crosstalk-aware energy reduction inNOCcommunication fabrics," in Proc. IEEE Int. SOC Conf. (SOCC), 2006, pp. 225-228.
-
(2006)
Proc. IEEE Int. SOC Conf.
, pp. 225-228
-
-
Pande, P.P.1
Zhu, H.2
Ganguly, A.3
Grecu, C.4
-
8
-
-
20444467586
-
Error control schemes for on-chip communication links: The energy-reliability tradeoff
-
Jun.
-
D. Bertozzi, L. Benini, and G. De Micheli, "Error control schemes for on-chip communication links: The energy-reliability tradeoff," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.6, pp. 818-831, Jun. 2005.
-
(2005)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.24
, Issue.6
, pp. 818-831
-
-
Bertozzi, D.1
Benini, L.2
De Micheli, G.3
-
9
-
-
27344448860
-
Analysis of error recovery schemes for networks on chips
-
Sep.
-
S. Murali, G. De Micheli, L. Benini, T. Theocharides, N. Vijaykrishnan, and M. Irwin, "Analysis of error recovery schemes for networks on chips," IEEE Design Test Comput., vol.22, no.5, pp. 434-442, Sep. 2005.
-
(2005)
IEEE Design Test Comput.
, vol.22
, Issue.5
, pp. 434-442
-
-
Murali, S.1
De Micheli, G.2
Benini, L.3
Theocharides, T.4
Vijaykrishnan, N.5
Irwin, M.6
-
10
-
-
23744468720
-
Coding for system-on-chip networks: A unified framework
-
Jun.
-
S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.13, no.6, pp. 655-667, Jun. 2005.
-
(2005)
IEEE Trans. Very Large Scale Integr.(VLSI) Syst.
, vol.13
, Issue.6
, pp. 655-667
-
-
Sridhara, S.R.1
Shanbhag, N.R.2
-
11
-
-
0036625333
-
A bus energy model for deep submicron technology
-
Jun.
-
P. P. Sotiriadis and A. P. Chandrakasan, "A bus energy model for deep submicron technology," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.10, no.3, pp. 341-350, Jun. 2002.
-
(2002)
IEEE Trans. Very Large Scale Integr.(VLSI) Syst.
, vol.10
, Issue.3
, pp. 341-350
-
-
Sotiriadis, P.P.1
Chandrakasan, A.P.2
-
12
-
-
14844354326
-
Exploiting ECC redundancy to minimize crosstalk impact
-
DOI 10.1109/MDT.2005.10
-
D. Rossi, C. Metra, A. ,K. Nieuwland, and A. Katoch, "Exploiting ECC redundancy to minimize crosstalk impact," IEEE Design Test Comput., vol.22, no.1, pp. 59-70, Jan. 2005. (Pubitemid 40351889)
-
(2005)
IEEE Design and Test of Computers
, vol.22
, Issue.1
, pp. 59-70
-
-
Rossi, D.1
Nieuwland, A.K.2
Katoch, A.3
Metra, C.4
-
13
-
-
6344285365
-
Error-correction and crosstalk avoidance inDSM busses
-
Oct.
-
K. N. Patel and I. L. Markov, "Error-correction and crosstalk avoidance inDSM busses," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.12, no.10, pp. 1076-1080, Oct. 2004.
-
(2004)
IEEE Trans. Very Large Scale Integr.(VLSI) Syst.
, vol.12
, Issue.10
, pp. 1076-1080
-
-
Patel, K.N.1
Markov, I.L.2
-
14
-
-
24344477537
-
New ECC for crosstalk effect minimization
-
Jul.-Aug.
-
D. Rossi, C. Metra, A.K. Nieuwland, and A. Katoch, "New ECC for crosstalk effect minimization," IEEE Design Test Comput., vol.22, no.4, pp. 340-348, Jul.-Aug. 2005.
-
(2005)
IEEE Design Test Comput.
, vol.22
, Issue.4
, pp. 340-348
-
-
Rossi, D.1
Metra, C.2
Nieuwland, A.K.3
Katoch, A.4
-
15
-
-
46749157523
-
Configurable error control scheme for NOC signal integrity
-
D. Rossi, P. Angelini, and C. Metra, "Configurable error control scheme for NOC signal integrity," in Proc. IEEE Int. On-Line Test. Symp., 2007, pp. 43-48.
-
(2007)
Proc. IEEE Int. On-Line Test. Symp.
, pp. 43-48
-
-
Rossi, D.1
Angelini, P.2
Metra, C.3
-
16
-
-
0014823837
-
A class of optimal minimum odd-weight-column SEC- DED codes
-
M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC- DED codes," IBM J. Res. Dev., vol.14, no.4, pp. 395-401, 1970.
-
(1970)
IBM J. Res. Dev.
, vol.14
, Issue.4
, pp. 395-401
-
-
Hsiao, M.Y.1
-
17
-
-
36348945646
-
Addressing signal integrity in networks on chip interconnects through crosstalk-aware double error correction coding
-
(ISVLSI)
-
A. Ganguly, P. P. Pande, B. Belzer, and C. Grecu, "Addressing signal integrity in networks on chip interconnects through crosstalk-aware double error correction coding," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), 2007, pp. 317-324.
-
(2007)
Proc. IEEE Comput. Soc. Annu. Symp. VLSI
, pp. 317-324
-
-
Ganguly, A.1
Pande, P.P.2
Belzer, B.3
Grecu, C.4
-
19
-
-
23844498131
-
Timing analysis of network on chip architectures for MP-SOC platforms
-
C. Grecu, P. P. Pande, A. Ivanov, and R. Saleh, "Timing analysis of network on chip architectures for MP-SOC platforms," Microelectron. J., vol.36, no.9, pp. 833-845, 2005.
-
(2005)
Microelectron. J.
, vol.36
, Issue.9
, pp. 833-845
-
-
Grecu, C.1
Pande, P.P.2
Ivanov, A.3
Saleh, R.4
-
21
-
-
0032629471
-
Performance evaluation of the servernet SAN under self-similar traffic
-
D. R. Avresky, V. Shubranov, R. Horst, and P. Mehra, "Performance evaluation of the servernet SAN under self-similar traffic," in Proc. 13th Int. 10th Symp. Parallel Distrib. Process., 1999, pp. 143-147.
-
(1999)
Proc. 13th Int. 10th Symp. Parallel Distrib. Process.
, pp. 143-147
-
-
Avresky, D.R.1
Shubranov, V.2
Horst, R.3
Mehra, P.4
-
22
-
-
0033692171
-
On-chip traffic modeling and synthesis for MPEG-2 video applications
-
Jun.
-
G. V. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video applications," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.8, no.3, pp. 335-339, Jun. 2000.
-
(2000)
IEEE Trans. Very Large Scale Integr.(VLSI) Syst.
, vol.8
, Issue.3
, pp. 335-339
-
-
Varatkar, G.V.1
Marculescu, R.2
-
23
-
-
4644301652
-
Low-latency virtual-channel routers for on-chip networks
-
(ISCA)
-
R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. 31st Annu. Int. Symp. Comput. Archit. (ISCA), 2004, pp. 188-197.
-
(2004)
Proc. 31st Annu. Int. Symp. Comput. Archit.
, pp. 188-197
-
-
Mullins, R.1
West, A.2
Moore, S.3
-
24
-
-
4043150092
-
Xpipes: A network-on-chip architecture for gigascale systems-on-chip
-
Apr.-Jun.
-
L. Benini and D. Bertozzi, "Xpipes: A network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits Syst. Mag., vol.4, no.2, pp. 18-31, Apr.-Jun. 2004.
-
(2004)
IEEE Circuits Syst. Mag.
, vol.4
, Issue.2
, pp. 18-31
-
-
Benini, L.1
Bertozzi, D.2
-
25
-
-
50149098445
-
A distributed multi-point network interface for low-latency, deadlock-free on-chip interconnects
-
D. Park, "A distributed multi-point network interface for low-latency, deadlock-free on-chip interconnects," in Proc. 1st Int. Conf. Nano-Networks and Workshops, 2006, pp. 1-6.
-
(2006)
Proc. 1st Int. Conf. Nano-Networks and Workshops
, pp. 1-6
-
-
Park, D.1
-
26
-
-
52949114554
-
A4.6 Tbits/s 3.6 GHz single-cycleNOCrouter with a novel switch allocator in 65 nm CMOS
-
(ICCD)
-
A.Kumar, "A4.6 Tbits/s 3.6 GHz single-cycleNOCrouter with a novel switch allocator in 65 nm CMOS," in Proc. IEEE Int. Conf. Comput. Design (ICCD), 2007, pp. 63-70.
-
(2007)
Proc. IEEE Int. Conf. Comput. Design
, pp. 63-70
-
-
Kumar, A.1
-
27
-
-
24144461667
-
Performance evaluation and design tradeoffs for network on chip interconnect architectures
-
Aug.
-
P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design tradeoffs for network on chip interconnect architectures," IEEE Trans. Comput., vol.54, no.8, pp. 1025-1040, Aug. 2005.
-
(2005)
IEEE Trans. Comput.
, vol.54
, Issue.8
, pp. 1025-1040
-
-
Pande, P.P.1
Grecu, C.2
Jones, M.3
Ivanov, A.4
Saleh, R.5
-
28
-
-
70350621251
-
-
Circuits Multi-Projects, Grenoble, France. [Online]. Available:
-
Circuits Multi-Projects, Grenoble, France, "CMP 90 nm Technology Library," 2008. [Online]. Available: http://cmp.imag.fr/products/ic/?p= STCMOS090
-
(2008)
CMP 90 Nm Technology Library
-
-
-
29
-
-
70350621253
-
-
[Online]. Available
-
International Technology Roadmap for Semiconductors, 2007. [Online]. Available: http://www.itrs.net/Links/2007ITRS/2007-Chapters/2007-SystemDrivers. pdf
-
(2007)
-
-
-
30
-
-
33747574386
-
Analytical modeling and characterization of deep-submicrometer interconnect
-
May
-
D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect," Proc. IEEE, vol.89, no.5, pp. 634-664, May 2001.
-
(2001)
Proc. IEEE
, vol.89
, Issue.5
, pp. 634-664
-
-
Sylvester, D.1
Hu, C.2
-
31
-
-
0033704034
-
Low-swing on-chip signaling techniques: Effectiveness and robustness
-
Jun.
-
H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans Very Large Scale Integr.(VLSI) Syst., vol.8, no.3, pp. 264-272, Jun. 2000.
-
(2000)
IEEE Trans Very Large Scale Integr.(VLSI) Syst.
, vol.8
, Issue.3
, pp. 264-272
-
-
Zhang, H.1
George, V.2
Rabaey, J.3
-
32
-
-
51349088139
-
Power dissipation of the network-on-chip in a system-on-chip for MPEG-4 video encoding
-
D. Milojevic, I. Montperrus, and D. Verkest, "Power dissipation of the network-on-chip in a system-on-chip for MPEG-4 video encoding," in Proc. IEEE Asian Solid-State Circuits Conf., 2007, pp. 392-395.
-
(2007)
Proc. IEEE Asian Solid-State Circuits Conf.
, pp. 392-395
-
-
Milojevic, D.1
Montperrus, I.2
Verkest, D.3
|