Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 17, Issue 11, 2009, Pages 1626-1639

  Ganguly, Amlan ^a   Pande, Partha Pratim ^a   Belzer, Benjamin ^a  

^a Washington State University   (United States)

Author keywords

Crosstalk avoidance; Error correction coding (ECC); Multiple error correction; Network on chip (NOC); Reliability

Indexed keywords

CHANNEL CODING SCHEMES; CODING SCHEME; CROSSTALK AVOIDANCE; ENERGY EFFICIENT; ERROR CONTROL CODING; ERROR CORRECTION CODING (ECC); INTELLECTUAL PROPERTY BLOCKS; MULTI-CORE SYSTEMS; MULTIPLE ERROR CORRECTION; NETWORK ON CHIP; NETWORK ON CHIP (NOC); NOC ARCHITECTURES; NOC DESIGN; TECHNOLOGY LIMITATIONS; TRANSIENT NOISE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOLOGICAL MATERIALS; CHANNEL CODING; CROSSTALK; ELECTRIC NETWORK TOPOLOGY; ENERGY DISSIPATION; ENERGY EFFICIENCY; ERROR DETECTION; FABRICS; MICROPROCESSOR CHIPS; PACKET SWITCHING; PROGRAMMABLE LOGIC CONTROLLERS; ROUTERS;

ERROR CORRECTION;

EID: 70350622990     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2005722     Document Type: Article

References (32)

1. L. Benini and G. De Micheli, "Networks on chips: A new SOC paradigm," IEEE Comput., vol.35, no.1, pp. 70-78, Jan. 2002.
2. S.Vangal, "An 80-tile 1.28TFLOPS network-on-chip in 65nmCMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 98-589.
3. P.Magarshack and P. G.Paulin, "System-on-chip beyond the nanometer wall," in Proc. 40th Design Autom. Conf. (DAC), 2003, pp. 419-424.
4. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol.89, no.4, pp. 490-504, Apr. 2001.
5. E. Dupont, M. Nicolaidis, and P. Rohr, "Embedded robustness IPs for transient-error-free ICs," IEEE Design Test Comput., vol.19, no.3, pp. 54-68, May-Jun. 2002.
6. N. R. Shanbhag and M. Zhang, "Soft-error-rate-analysis (SERA) methodology," IEEE Trans. Comput.-Aided Design Circuits Syst., vol.25, no.10, pp. 2140-2155, Oct. 2006.
7. P. P. Pande, H. Zhu, A. Ganguly, and C. Grecu, "Crosstalk-aware energy reduction inNOCcommunication fabrics," in Proc. IEEE Int. SOC Conf. (SOCC), 2006, pp. 225-228.
8. D. Bertozzi, L. Benini, and G. De Micheli, "Error control schemes for on-chip communication links: The energy-reliability tradeoff," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.6, pp. 818-831, Jun. 2005.
9. S. Murali, G. De Micheli, L. Benini, T. Theocharides, N. Vijaykrishnan, and M. Irwin, "Analysis of error recovery schemes for networks on chips," IEEE Design Test Comput., vol.22, no.5, pp. 434-442, Sep. 2005.
10. S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.13, no.6, pp. 655-667, Jun. 2005.
11. P. P. Sotiriadis and A. P. Chandrakasan, "A bus energy model for deep submicron technology," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.10, no.3, pp. 341-350, Jun. 2002.
12. D. Rossi, C. Metra, A. ,K. Nieuwland, and A. Katoch, "Exploiting ECC redundancy to minimize crosstalk impact," IEEE Design Test Comput., vol.22, no.1, pp. 59-70, Jan. 2005. (Pubitemid 40351889)
13. K. N. Patel and I. L. Markov, "Error-correction and crosstalk avoidance inDSM busses," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.12, no.10, pp. 1076-1080, Oct. 2004.
14. D. Rossi, C. Metra, A.K. Nieuwland, and A. Katoch, "New ECC for crosstalk effect minimization," IEEE Design Test Comput., vol.22, no.4, pp. 340-348, Jul.-Aug. 2005.
15. D. Rossi, P. Angelini, and C. Metra, "Configurable error control scheme for NOC signal integrity," in Proc. IEEE Int. On-Line Test. Symp., 2007, pp. 43-48.
16. M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC- DED codes," IBM J. Res. Dev., vol.14, no.4, pp. 395-401, 1970.
17. A. Ganguly, P. P. Pande, B. Belzer, and C. Grecu, "Addressing signal integrity in networks on chip interconnects through crosstalk-aware double error correction coding," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), 2007, pp. 317-324.
18. S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983.
19. C. Grecu, P. P. Pande, A. Ivanov, and R. Saleh, "Timing analysis of network on chip architectures for MP-SOC platforms," Microelectron. J., vol.36, no.9, pp. 833-845, 2005.
20. K. Park and W. Willinger, Self-Similar Network Traffic and Performance Evaluation. New York: Wiley, 2000.
21. D. R. Avresky, V. Shubranov, R. Horst, and P. Mehra, "Performance evaluation of the servernet SAN under self-similar traffic," in Proc. 13th Int. 10th Symp. Parallel Distrib. Process., 1999, pp. 143-147.
22. G. V. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video applications," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.8, no.3, pp. 335-339, Jun. 2000.
23. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. 31st Annu. Int. Symp. Comput. Archit. (ISCA), 2004, pp. 188-197.
24. L. Benini and D. Bertozzi, "Xpipes: A network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits Syst. Mag., vol.4, no.2, pp. 18-31, Apr.-Jun. 2004.
25. D. Park, "A distributed multi-point network interface for low-latency, deadlock-free on-chip interconnects," in Proc. 1st Int. Conf. Nano-Networks and Workshops, 2006, pp. 1-6.
26. A.Kumar, "A4.6 Tbits/s 3.6 GHz single-cycleNOCrouter with a novel switch allocator in 65 nm CMOS," in Proc. IEEE Int. Conf. Comput. Design (ICCD), 2007, pp. 63-70.
27. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design tradeoffs for network on chip interconnect architectures," IEEE Trans. Comput., vol.54, no.8, pp. 1025-1040, Aug. 2005.
28. Circuits Multi-Projects, Grenoble, France, "CMP 90 nm Technology Library," 2008. [Online]. Available: http://cmp.imag.fr/products/ic/?p= STCMOS090
29. International Technology Roadmap for Semiconductors, 2007. [Online]. Available: http://www.itrs.net/Links/2007ITRS/2007-Chapters/2007-SystemDrivers. pdf
30. D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect," Proc. IEEE, vol.89, no.5, pp. 634-664, May 2001.
31. H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans Very Large Scale Integr.(VLSI) Syst., vol.8, no.3, pp. 264-272, Jun. 2000.
32. D. Milojevic, I. Montperrus, and D. Verkest, "Power dissipation of the network-on-chip in a system-on-chip for MPEG-4 video encoding," in Proc. IEEE Asian Solid-State Circuits Conf., 2007, pp. 392-395.