Adaptive error control for NoC switch-to-switch links in a variable noise environment

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn , Issue , 2008, Pages 352-360

  Yu, Qiaoyan ^a   Ampadu, Paul ^a  

^a UNIVERSITY OF ROCHESTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ERROR CONTROL; ADAPTIVE METHODS; ECC SCHEME; ENERGY REDUCTION; ERROR RATE; LINK QUALITY; MULTI-CYCLE; NOC SWITCH; NOISE ENVIRONMENTS; RUNTIME; WORST-CASE ERRORS;

ELECTRIC NETWORK TOPOLOGY; ENERGY EFFICIENCY; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; PROBABILITY DENSITY FUNCTION; QUALITY ASSURANCE; WIRE;

ERROR CORRECTION;

EID: 67650000914     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFT.2008.40     Document Type: Conference Paper

References (15)

1. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," Computer, Vol.35, Issue 1, pp. 70-78, Jan. 2002.
2. T. Dumitras and R. Marculescu, "Towards on-chip fault-tolerant communication," in Proc. ASP-DAC 2003, pp. 225-232, Jan. 2003.
3. S. Murali, L. Benini, M. J. Irwin and G. De Micheli, "Analysis of error recovery schemes for networks on chips," IEEE Design & Test of Computer, Vol.22, Issue 5, pp. 434-442, Sept.-Oct. 2005.
4. M. Ali, M. Welzl, S. Hessler and S. Hellebrand, "A fault tolerant mechanism for handling permanent and transient failures in a Network on Chip," in Proc. ITNG'07, pp. 1027-1032, Apr. 2007.
5. D. Bertozzi, L. Benini, and G. De Micheli, "Error control scheme for on-chip communication links: the energy-reliability tradeoff," IEEE Trans. Computer-Aided Design of Integrated Circuits and Syst., Vol.24, No.6, pp. 818-831, June 2005.
6. Srinivasa R. Sridhara, and Naresh R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integr.(VLSI) Syst.,Vol. 13, pp. 655-667, June 2006.
7. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip," in Proc. CODES+ISSS'03, pp. 188-193, Oct. 2003.
8. T. Lehtonen, P. Liljeberg, and J. Plosila, "Online reconfigurable self-timed links for fault tolerant NoC," VLSI Design, Vol 2007, Article ID 94676, pp. 1-13, 2007.
9. G. De Micheli and L. Benini, Networks On Chips, Morgan Kaufmann, Chapter 4, pp. 81-90, 2007.
10. A. Ganguly, P. P. Pande, B. Belzer and C. Grecu, "Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding," J. Electronic Testing, Vol.24, No.1, pp. 67-81, Jan. 2008.
11. F. Worm et al, "Self-calibrating networks-on-chip," in Proc. ISCAS'05, pp. 2361-2364, May 2005.
12. L. Li, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, "Adaptive error protection for energy efficiency," in Proc. Intl. Conf.e on Computer Aided Design (ICCAD'03), pp. 2-7, Nov. 2003.
13. D. Rossi, P. Angelini and C. Metra, "Configurable error control scheme for NoC signal integrity," in Proc. IOLTS 2007, pp. 43-48, July 2007.
14. Q. Yu and P. Ampadu, "Adaptive error control for reliable systems-on-chip", in Proc. ISCAS'08, pp.832-835, May 2008.
15. Arizona State Univ., Predictive Technology Model [Online]. Available: http://www.eas.asu.edu/~ptm/