Active shields: A new approach to shielding global wires

GLSVLSI 2002 - Proceedings of the 12th ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2002, Pages 112-117

  Kaul, Himanshu ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

VLSI CIRCUITS; WIRE;

ACTIVE SHIELDING; ACTIVE SHIELDS; GLOBAL WIRES; IN-PHASE; NEW APPROACHES; SIGNAL PROPAGATION; SPEED UP;

SHIELDING;

EID: 0141738201     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505306.505331     Document Type: Conference Paper

References (6)

1. A.B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," Proc. ACM/IEEE Design Automation Conference, pp. 79-84, 2000.
2. P.K. Green, "A GHz IA-32 architecture microprocessor implemented on 0.18? m technology with aluminum interconnect," Proc. International Solid-State Circuits Conference, pp. 98-99, 2000.
3. A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. on Computer-Aided Design, vol. 16, pp. 290-298, 1997.
4. L.P. P.P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay", IEEE International Symposium on Circuits and Systems, vol.2, pp. 865-868, 1990.
5. C.J. Alpert, A. Devgan and S.T. Quay, "Buffer Insertion for Noise and Delay Optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, pp. 1633-1645, Nov. 1999.
6. Y. Massoud, S. Majors, T. Bustami, and J. White, "Layout techniques for minimizing on-chip interconnect self-inductance," Proc. ACM/IEEE Design Automation Conference, pp. 566-571, 1998.