Evaluation of pseudo adaptive XY routing using an object oriented model for NOC

Proceedings of the International Conference on Microelectronics, ICM

Volumn 2005, Issue , 2005, Pages 204-208

  Dehyadgari, Masood ^a   Nickray, Mohsen ^a   Afzali Kusha, Ali ^a   Navabi, Zainalabein ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Adaptive routing; Network on chip; SystemC; XY routing

Indexed keywords

ADAPTIVE ROUTING; MULTIMEDIA APPLICATIONS; NETWORK ON CHIP (NOC); ROUTING ALGORITHMS;

ALGORITHMS; CONGESTION CONTROL (COMMUNICATION); ELECTRIC NETWORK TOPOLOGY; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS;

ROUTERS;

EID: 33847121685     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2005.1590068     Document Type: Conference Paper

References (6)

1. L. Benini, G. De Micheli. "Networks on chips: a new SoC paradigm Computer," IEEE, Vol 35, pp. 70 - 78, Jan 2002.
2. Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J. Tiensyrja, K.; Hemani, A, "A network on chip architecture and design methodology," Proc. Of IEEE Computer Society Annual Symposium, pp. 105 - 112 April 2002.
3. Pande, P.P.; Grecu, C; Ivanov, A.; Saleh, R, "Design of a switch for network on chip applications," Proc. Of International Symposium on Circuits and Systems, ISCAS '03, Vol 5, pp. 217 - 220, May 2003.
4. K. G. Shin and S. W. Daniel. "Analysis and implementation of hybrid switching." IEEE Tran. on Computers, 45(6):684.692, 1996.
5. Dally, W.J Aoki, "Deadlock -free adaptive routing in multi-computer networks using virtual channels," IEEE Trans. on Parallel and Distributed Systems, April 1993.
6. W. Dally, B. Towles, "Route packets, not wires: on-chip interconnection networks," 38th Design Automation Conference (DAC'OI), Jun. 2001. pp. 684-689.