A crosstalk aware interconnect with variable cycle transmission

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 1, Issue , 2004, Pages 102-107

  Li, Lin ^a   Vijaykrishnan, N ^a   Kandemir, Mahmut ^a   Irwin, Mary Jane ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; DATA COMMUNICATION SYSTEMS; ENCODING (SYMBOLS); ERROR CORRECTION; MICROPROCESSOR CHIPS; OPTIMIZATION; PRODUCT DESIGN; SYSTEMS ANALYSIS; BUSES; EXHIBITIONS;

CAPACITIVE COUPLINGS; CROSSTALKS; DATA PATTERNS;

LARGE SCALE SYSTEMS; CROSSTALK;

AREA-EFFICIENT; CAPACITIVE COUPLINGS; CROSSTALK REDUCTION; IMPROVING PERFORMANCE; NUMBER OF CYCLES; PERFORMANCE PENALTIES; PESSIMISTIC APPROACH; TRANSMISSION MECHANISMS;

EID: 3042561817     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Berkeley predictive technology model. http://www-device.eecs.berkeley. edurptnVinterconnect.html.
2. SPEC CPU2000 Benchmark. http://www.spec.org/.
3. C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(11): 1633-1645, 1999.
4. R. Arunachalam, E. Acar, and S. R. Nassif. Optimal shielding/spacing metrics for low power design. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, pages 167-172, 2003.
5. D. Blaauw, T. Austin, and T. Mudge. Razor: Exploiting run-time error correction in microprocessor design. In GSRC June 2003 Quarterly Workshop Presentations, June, 2003.
6. D. C. Burger and T. M. Austin. The SimpleScalar tool-set, Version 2.0. Technical Report 1342, Dept. of Computer Science, UW, June 1997.
7. H. Kaul, D. Sylvester, and D. Blaauw. Active shields: a new approach to shielding global wires. In Proceedings of the 12th ACM Great Lakes Symposium on VLSI, pages 112-117, 2002.
8. B. Kiani. Static crosstalk analysis assures silicon success. EE Times, June 5, 2002.
9. J. D. Z. Ma and L. He. Formulae and applications of interconnect estimation considering shield insertion and net ordering. In Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, pages 327-332, 2001.
10. P. Sotiriadis and A. Chandrakasan. Reducing bus delay in sub-micron technology using coding. In IEEE Asia and South Pacific Design Automation Conf., pages 109-114, 2001.
11. M. R. Stan and W. P. Burleson. Bus-invert coding for low-power i/o. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 3(1):49-58, 1995.
12. B. Victor and K. Keutzer. Bus encoding to prevent crosstalk delay. In Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, pages 57-63, 2001.
13. K. Yamashita and S. Odanaka. Impact of crosstalk on delay time and a hierarchy of interconnects. In IEDM '98 Technical Digest, pages 291-294, 1998.