-
1
-
-
21644432592
-
2 SRAM Cell , Intl. Electron Devices Meeting (IEDM)
-
Dec
-
2 SRAM Cell ", Intl. Electron Devices Meeting (IEDM) Technical Digest, pp. 657-660, Dec 2004.
-
(2004)
Technical Digest
, pp. 657-660
-
-
Bai, P.1
et., al.2
-
2
-
-
0038529371
-
A Transition-Encoded Dynamic Bus Technique for High-performance Interconnects
-
May
-
M. Anders, N. Rai, R. Krishnamurthy, S. Borkar, "A Transition-Encoded Dynamic Bus Technique for High-performance Interconnects", IEEE Journal Solid-State Circuits (JSSC), Vol. 38, pp. 709-714, May 2003.
-
(2003)
IEEE Journal Solid-State Circuits (JSSC)
, vol.38
, pp. 709-714
-
-
Anders, M.1
Rai, N.2
Krishnamurthy, R.3
Borkar, S.4
-
3
-
-
34548834356
-
Transition Pattern Coding : An Approach to Reduce Energy in Interconnect
-
P. P. Sotiriadis, A. Wang, A. Chandrakasan, "Transition Pattern Coding : An Approach to Reduce Energy in Interconnect", Proc. European Solid-State Circuits Conf. (ESSCIRC), pp. 348-351, 2000.
-
(2000)
Proc. European Solid-State Circuits Conf. (ESSCIRC)
, pp. 348-351
-
-
Sotiriadis, P.P.1
Wang, A.2
Chandrakasan, A.3
-
4
-
-
74549159927
-
Bus Data Encoding with Coupling-Driven Code-Book Method for Low Power Data Transmission
-
S. Komatsu, M. Ikeda, K. Asada, "Bus Data Encoding with Coupling-Driven Code-Book Method for Low Power Data Transmission", Proc. European Solid-State Circuits Conf. (ESSCIRC), pp. 297-300, 2001.
-
(2001)
Proc. European Solid-State Circuits Conf. (ESSCIRC)
, pp. 297-300
-
-
Komatsu, S.1
Ikeda, M.2
Asada, K.3
-
5
-
-
10944228725
-
Performance Optimization of Critical Nets Through Active Shielding
-
Dec
-
H. Kaul, D. Sylvester, D. Blaauw, "Performance Optimization of Critical Nets Through Active Shielding", IEEE Trans. Circuits and Systems - I, Vol. 51, pp. 2417-2435, Dec 2004.
-
(2004)
IEEE Trans. Circuits and Systems - I
, vol.51
, pp. 2417-2435
-
-
Kaul, H.1
Sylvester, D.2
Blaauw, D.3
-
6
-
-
0034795679
-
Two Schemes to Reduce Interconnect Delay in Bi-Directional and Uni-Directional buses
-
K. Nose, T. Sakurai.,"Two Schemes to Reduce Interconnect Delay in Bi-Directional and Uni-Directional buses", VLSI Circuits Symp. Digest, pp. 193-194, 2001.
-
(2001)
VLSI Circuits Symp. Digest
, pp. 193-194
-
-
Nose, K.1
Sakurai, T.2
-
7
-
-
84893765568
-
Interconnect Tuning Strategies for High-Performance ICs, Proc
-
A. B. Kahng, S. Muddu, E. Sarto, R. Sharma, "Interconnect Tuning Strategies for High-Performance ICs", Proc. Design, Automation and Test in Europe (DATE), pp. 471-478, 1998.
-
(1998)
Design, Automation and Test in Europe (DATE)
, pp. 471-478
-
-
Kahng, A.B.1
Muddu, S.2
Sarto, E.3
Sharma, R.4
-
8
-
-
34548125240
-
Reducing Delay Uncertainty of On-Chip Interconnects by Combining Inverting and non-Inverting Repeaters Insertion
-
Poster Session, Mar
-
C. J. Akl, M. A. Bayoumi, "Reducing Delay Uncertainty of On-Chip Interconnects by Combining Inverting and non-Inverting Repeaters Insertion", Intl. Symp. Quality Electronic Design (ISQED), Poster Session, Mar 2007.
-
(2007)
Intl. Symp. Quality Electronic Design (ISQED)
-
-
Akl, C.J.1
Bayoumi, M.A.2
|