Interconnect tuning strategies for high-performance ICs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 471-478

  Kahng, Andrew B ^a   Muddu, Sudhakar ^a   Sarto, Egino ^a   Sharma, Rahul ^a  

^a HEWLETT PACKARD ENTERPRISE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT TECHNOLOGY; GLOBAL INTERCONNECTS; INTERCONNECT PERFORMANCE; MANUFACTURABILITY; OPTIMUM TECHNIQUE; REPEATER INSERTION; SIGNAL DISTRIBUTION; SIGNAL PERFORMANCE;

DESIGN; INTERCONNECTION NETWORKS; OPTIMIZATION;

TUNING;

EID: 84893765568     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655900     Document Type: Conference Paper

References (12)

1. Semiconductor Industry Association, National Technology Roadmap for Semiconductors,December 1997.
2. A. Deutsch, G. V. Kopcsay,C.W. Surovic, B. J. Rubin, L. M. Terman, R. P.Dunne and T. Gallo, "Modeling andCharacterization of Long On-chip Interconnections for High-Performance Microprocessors", final report, ARPA HSCD Contract C-556003, September 1995. Also appeared in IBM Journal of Research and Development 39(5), Sept. 1995, pp. 547-567.
3. P. D. Fisher, "Clock Cycle Estimations for FutureMicroprocessor Generations", Proc. IEEE Innovative Systems in Silicon, Austin, October 1997.
4. L. Gwennap, "ICMakers Confront RC Limitations", Microdesign ResourcesMicroprocessor Report, August 4, 1997, pp. 14-18.
5. D. P. LaPotin, U. Ghoshal,E.Chiprout andS. R. Nassif, "Physical DesignChallenges for Performance", International Symposiumon Physical Design, April 1997, pp. 225-226.
6. J. Meindl, "GigaScale Integration: Is the Sky the Limit?", keynote presentation slides, Hot Chips IX, Stanford, CA, August 25-26, 1997.
7. L. Scheffer, "A Roadmap of CAD Tool Changes for Sub-micron Interconnect Problems", International Symposium on Physical Design, April 1997, pp. 104-109.
8. R. F. Sechler, "Interconnect designwith VLSI CMOS", IBMJournal of Research and Development, Jan.-March 1995, pp. 23-31.
9. J. Cong, L.He,A. B.Kahng,D.Noice,N. Shirali and S.H.-C.Yen, "Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", Proc. Design Automation Conference, June 1997.
10. L. Gwennap, "IC Vendors Prepare for 0.25-Micron Leap", Microprocessor Report, September 16, 1996, pp. 11-15.
11. A. B. Kahng and S. Muddu, "Efficient gate Delay Modeling for Large Interconnect Loads", Proc. IEEE Multi-Chip Module Conf., Feb. 1996.
12. S.-Y. Oh,K.-J. Chang,N. Chang andK. Lee, "Interconnectmodeling and design in high-speedVLSI/ULSI systems", Proc. International Conference on Computer Design: VLSI in Computers and Processors,October 1992, pp. 184-189.