Configurable error control scheme for NoC signal integrity

Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium

Volumn , Issue , 2007, Pages 43-48

  Rossi, Daniele ^a   Angelini, Paolo ^a   Metra, Cecilia ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (STANDARDS); CODES (SYMBOLS); ELECTRIC NETWORK TOPOLOGY; ERROR DETECTION; QUALITY ASSURANCE; QUALITY OF SERVICE; RELIABILITY; SIGNAL PROCESSING;

AREA OVERHEAD; COMMUNICATION LINKS; CONFIGURABLE; DETECTION MODES; ERROR CONTROL; HAMMING CODES; HSIAO CODES; INTERNATIONAL (CO); MIXED MODES; ON LINE TESTING; QUALITY OF SERVICE (QOS); SIGNAL-INTEGRITY (SI); SYMBOL ERRORS;

ERROR CORRECTION;

EID: 46749157523     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2007.24     Document Type: Conference Paper

References (13)

1. International Technology Roadmap for Semiconductors, 2005, http://www.itrs.net.
2. L. Benini, G. De Micheli, "Network on Chips: A New SoC Paradigm", IEEE Computer, Jan. 2002, pp. 70-78.
3. M. Favalli, C. Metra, "Bus Crosstalk Fault-Detection Capabilities of Error Detecting Codes for On-Line Testing", IEEE Trans. on VLSI Systems, Sept. 1999, pp. 392-396.
4. H. Zimmer, A. Jantsch, "A Fault-Model Notation and Error-Control Scheme for Switch-to-Switch Buses in a Network-on-Chip", Proc. ACM CODES+ISSS'03, 2003, pp. 188-193.
5. P. Vellanki, N. Banerjee, K.S. Chatha, "Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures", Proc. GLSVLSI'04, 2004, pp. 45-50.
6. D. Rossi, A.K. Nieuwland, A. Katoch, C. Metra, "Exploiting ECC Redundancy to Minimize Crosstalk Impact", IEEE Design & Test of Computers, Jan.-Feb. 2005, pp. 59-70.
7. R. R. Tamhankar, S. Murali, G. De Micheli, "Performance Driven Reliable Link Design for Networks on Chips", ASP-DAC 2005, pp. 749-754.
8. S. Murali, et al., "Analysis of Error Recovery Schemes for Networks on Chips", IEEE Design &Test of Computers, Sep.-Oct. 2005, pp. 434-442.
9. P. P. Pande, et al., "Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Forward Error Correction Coding", in Proc. of IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT'06), 2006, pp. 466-476.
10. D. Park, et al., "Exploring Fault-Tolerant Network-on-Chip Architectures", in IEEE Proc. of 2006 Int'l Conf. on Dependable Systems and Networks, 2006, pp. 93-104.
11. A. Frantz, F. Kastensmidt, L. Carro, E. Cota, "Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk", in Proc. of IEEE Int'l Test Conf., 2006, pp. 1-9.
12. M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, A. Scandurra, "Spidergon: A Novel On-Chip Communication Network", IEEE Proc. Int'l Symp. on System-on-Chip, 2004, 16-18 Nov., 2004, p. 15.
13. T. Rao, E. Fujiwara, Error Control Coding for Computer Systems, Prentice-Hall, 1989.