Performance optimization of critical nets through active shielding

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 12, 2004, Pages 2417-2435

  Kaul, Himanshu ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Capacitive coupling; Inductive coupling; On chip interconnects; Shields

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC SHIELDING; ELECTRIC WIRE; MATHEMATICAL MODELS; MOS DEVICES; OPTIMIZATION;

ACTIVE SHIELDS; CAPACITIVE COUPLING; INDUCTIVE COUPLING; ON-CHIP INTERCONNECTS;

CMOS INTEGRATED CIRCUITS;

EID: 10944228725     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.838247     Document Type: Article

References (28)

1. D. Sylvester et al., "Interconnect scaling: signal integrity and performance in future high-speed CMOS designs," in Symp. on VLSI TechnologyDig. Tech. Papers, 1998, pp. 42-43.
2. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol. 89, pp. 490-504, 2001.
3. M. H. Chowdhury et al., "Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance," in Proc. Int Symp. Circuits and Systems (ISCAS), 2002, pp. 197-200.
4. L. He and K. M. Lepak, "Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization," in Proc. Int. Symp. Physical Design (ISPD), 2000, pp. 55-60.
5. A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. Computer-Aided Design, vol. 16, pp. 290-298, 1997.
6. S. Khatri et al., "A novel VLSI layout fabric for deep sub-micron applications," in Proc. Design Automation Conf. (DAC , 1999, pp. 491-496.
7. A. B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in Proc. Design Automation Conf. (DAC) 2000, pp. 79-84.
8. S. Morton, "On-chip signaling," presented at the Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, 2002.
9. Y. Massoud et al., "Layout techniques for minimizing on-chip interconnect self inductance," in Proc. Design Automation Conf. (DAC), 1998, pp. 566-571.
10. S. van Dijk and D. Hély, "Reduction of interconnect delay by exploiting cross-talk," in Proc. Eur. Solid State Circuits Conf., 2001, pp. 316-319.
11. R. Hossain, F. Viglione, and M. Cavalli, "Designing fast on-chip interconnects for deep submicrometer technologies," IEEE Trans. VLSI Syst., vol. 11, pp. 276-280, 2003.
12. Y. Massoud et al., "Modeling and analysis of differential signaling for minimizing inductive cross-talk," in Proc. Design Automation Conf. (DAC), 2001, pp. 804-809.
13. International Technology Roadmap for Semiconductors. (2000) ITRS. [Online]. Available: http://public.itrs.net
14. M. Kamon, M. Tsuk, and J. White, "FastHenry: A multipole-accelerated 3-D inductance extraction program," IEEE Trans. Microwave Theory Tech., vol. 42, pp. 1750-1758, Sept. 1999.
15. Synopsys, Inc. (2002). [Online] Available: http://www.synopsys.com/ products/avmrg/raphael.̈html
16. Synopsys, Inc. (2002). [Online] Available: http://www.synopsys.com/ products/avmrg/hspice.̈html
17. J. Cong et al., "Interconnect sizing and spacing with consideration of coupling capacitance," IEEE Trans. Computer-Aided Design, vol. 20, pp. 1164-1169, 2001.
18. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay," in Proc. Int. Symp. Circuits and Systems, vol. 2, 1990, pp. 865-868.
19. C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer insertion for noise and delay optimization," IEEE Trans. Computer-Aided Design, vol. 18, pp. 1633-1645, 1999.
20. V. Adler and E. Friedman, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. Circuits Syst. II, vol. 45, pp. 607-616, May 1998.
21. Y. Ismail and E. Friedman, "Repeater insertion in tree structured inductive interconnect," IEEE Trans. Circuits Syst. II, vol. 48, pp. 471-481, May 2001.
22. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison Wesley, 1990.
23. S. Thompson et al., "An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7-1.4 V," in Proc. Int. Electron Devices Meeting (IEDM), 2001, pp. 11.6.1-11.6.4.
24. F. Dartu, N. Menezes, and L. T. Pileggi, "Performance computation for precharacterized CMOS gates with RC loads," IEEE Trans. Computer-Aided Design, vol. 15, pp. 544-553, May 1996.
25. A. B. Kahng and S. Muddu, "New efficient algorithms for computing effective capacitance," in Proc. Int. Symp. Physical Design, Apr. 1998, pp. 147-151.
26. L. Ding, P. Mazumder, and D. Blaauw, "Crosstalk noise estimation using effective coupling capacitance," in Proc. Int. Symp. Circuits and Systems, 2002, pp. V645-V648.
27. P. Restle et al., "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits, vol. 36, pp. 792-799, May 2001.
28. International Technology Roadmap for Semiconductors. (2001) ITRS. [Online]. Available: http://public.itrs.net