Modeling and analysis of crosstalk noise in coupled RLC interconnects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 5, 2006, Pages 892-901

  Agarwal, Kanak ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Coupling; Crosstalk noise; Inductance; Integrated circuit interconnect; Mutual inductance; Signal integrity; Transmission lines

Indexed keywords

ACOUSTIC NOISE; ELECTRIC LINES; ELECTRIC POWER SYSTEM INTERCONNECTION; FREQUENCIES; INDUCTANCE; MATHEMATICAL MODELS;

COUPLING; CROSSTALK NOISE; INTEGRATED CIRCUIT INTERCONNECT; MUTUAL INDUCTANCE; SIGNAL INTEGRITY;

CROSSTALK;

EID: 33646466018     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.855961     Document Type: Conference Paper

References (35)

1. Y. I. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits. Norwell, MA: Kluwer, 2001.
2. C. K. Cheng, J. Lillis, S. Lin, and N. Chang, Interconnect Analysis and Synthesis. New York: Wiley, 2000.
3. A. Deutseh et al., "When are transmission line effects important for on-chip interconnections?" IEEE Trans. Mircrow. Theory Tech., vol. 45, no. 10, pp. 1836-1846, Oct. 1997.
4. M. H. Chowdhury, Y. I. Ismail, C. V. Kashyap, and B. L. Krauter, "Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance," in Proc. IEEE Int. Symp. Circuits and Systems, Scottsdale, AZ, 2002, pp. 197-200.
5. R. Arunachalam, F. Dartu, and L. T. Pileggi. "CMOS gate delay models for general RLC loading," in Proc. Int. Conf. Computer Design. Austin, TX, 1997, pp. 224-229.
6. K. Agarwal, D. Sylvester, and D. Blaauw, "A library compatible driving point model for on-chip RLC transmission lines." IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 1, pp. 128-136, Jan. 2004.
7. A. Kahng and S. Muddu, "An analytical delay model for RLC interconnects," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 16, no. 12, pp. 1507-1514, Dec. 1997.
8. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Equivalent Elmore delay for RLC trees." IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19. no. 1, pp. 83-97, Jan. 2000.
9. Y. Lu, M. Celik, T. Young, and L. T. Pileggi, "Min/max on-chip inductance models and delay metrics," in Proc. Design Automation Conf. Las Vegas, NV. 2001, pp. 341-346.
10. A. Deutsch et al., "The importance of inductance and inductive coupling for on-chip wiring." in Proc. Topical Meeting Electrical Performance Electrical Packaging, San Jose, CA, 1997, pp. 53-56.
11. D. Sylvester and K. Shepard, "Electrical integrity design and verification for digital and mixed-signal systems on a chip." in Tutorial - Int. Conf., Computer Aided Design, San Jose, CA, Nov. 2001.
12. A. Vittal, L. Chen, M. Marek-Sadowska, K. P. Wang, and S. Yang, "Crosstalk in VLSI interconnections," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 18, no. 2, pp. 1817-1824, Dec. 1999.
13. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design." in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 1996, pp. 524-531.
14. K. T. Tang and E. G. Friedman. "Interconnect coupling noise in CMOS VLSI circuits," in Proc. Int. Symp. Physical Design. Monterey, CA, 1999, pp. 48-53.
15. L. He, N. Chang, S. Lin, and O. S. Nakgawa, "An efficient inductance modeling for on-chip interconnects," in Proc. Custom Integrated Circuits Conf., San Diego. CA, 1999, pp. 457-460.
16. L. Yin and L. He. "An efficient analytical model of coupled on-chip RLC interconnects." in Proc. Asia South Pacific Design Automation Conf., Yokohama, Japan, 2001, pp. 385-390.
17. K. Banerjee and A. Mehrotra, "Analysis of on-chip inductance effects for distributed RLC interconnects." IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 8. pp. 904-915, Aug. 2002.
18. J. Davis and J. Meindl, "Compact distributed RLC interconnect models - Part II: Coupled line transient expressions and peak crosstalk in multilevel networks." IEEE Trans. Electron Devices, vol. 47. no. 11, pp. 2078-2087, Nov. 2000.
19. H. R. Kaupp, "Pulse crosstalk between microstrip transmission lines," in Proc. Int. Electronic Circuit Packaging Symp., San Jose, CA, Aug. 1966, vol. 2/5, pp. 1-12.
20. N. C. Arvanitakis, J. T. Kolias, and W. Radzelovage, "Coupled noise prediction in printed circuit boards for a high-speed computer system." in Proc. Int. Electronic Circuit Packaging Symp., San Jose, CA, Aug. 1966, vol. 2/6, pp. 1-11.
21. I. Catt, "Crosstalk (noise) in digital systems," IEEE Trans. Electron. Comput., vol. EC-16, no. 6, pp. 743-763, Dec. 1967.
22. A. Feller, H. R. Kaupp, and J. J. DiGiacomo, "Crosstalk and reflections in high-speed digital systems," in Proc. Fall Joint Computer Conf., Anaheim, CA, 1965, pp. 511-525.
23. J. B. Connolly, "Cross coupling in high speed digital systems," IEEE Trans. Electron. Comput., vol. EC-15, no. 3, pp. 323-327, Jun. 1966.
24. K. C. Gupta, Microstrip Lines and Slotlines. Norwood, MA: Artech House, 1996.
25. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading. MA: Addison-Wesley, 1990.
26. B. Young, Digital Signal Integrity. Englewood Cliffs, NJ: Prentice-Hall, 2001.
27. A. S. Sedra and K. C. Smith, Microelectronic Circuits. Fort Worth, TX: Saunders, 1991.
28. R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "TACO: Timing Analysis with Coupling." in Proc. Design Automation Conf., Los Angeles. CA. 2000, pp. 266-269.
29. P. F. Tehrani, S. W. Chyou, and U. Ekambaram, "Deep submicron static timing analysis in presence of crosstalk," in Int. Symp. Quality Electronic Design, San Jose, CA, 2000, pp. 505-512.
30. B. Franzini, C. Forzan, D. Pandini, P. Scandolara, and A. Dal Fabbro, "Crosstalk aware static timing analysis: A two step approach," in Proc. Int. Symp. Quality Electronic Design, San Jose. CA, 2000, pp. 499-503.
31. P. Restle, A. Ruehli, and S. Walker. "Dealing with inductance in high-speed chip design," in Proc. Design Automation Conf., New Orleans. LA, 1999, pp. 904-909.
32. Y. Cao, X. Huang, N. Chang, S. Lin, O. S. Nakagawa, W. Xie, D. Sylvester, and C. Hu, "Effective on-chip inductance modeling for multiple signal lines and application on repeater insertion," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10. no. 6, pp. 799-805, Dec. 2002.
33. Y. Massoud, J. Kawa, D. Macmillen, and J. White, "Modeling and analysis of differential signaling for minimizing inductive crosstalk." in Proc. Design Automation Conf., Las Vegas, NV. 2001, pp. 804-809.
34. H. Kaul, D. Sylvester, and D. Blaauw, "Clock net optimization using active shielding," in Proc. Eur. Solid State Circuits, Lisbon, Portugal, 2003, pp. 265-268.
35. C. R. Paul, Analysis of Multiconductor Transmission Lines. New York: Wiley, 1994.