Fast exploration of bus-based on-chip communication architectures

Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Volumn , Issue , 2004, Pages 242-247

  Pasricha, Sudeep ^a   Dutt, Nikil ^a   Ben Romdhane, Mohamed ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Conexant Systems Inc ^*  (United States)

Author keywords

AMBA; Bus Cycle Accurate Modeling; Fast Communication Architecture Exploration; Shared Bus Architectures; Transaction Level Modeling

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C (PROGRAMMING LANGUAGE); COMMUNICATION; COMPUTER SIMULATION; MULTIMEDIA SYSTEMS; PROGRAM PROCESSORS;

AMBA; BUS CYCLE ACCURATE MODELING; FAST COMMUNICATION ARCHITECTURE EXPLORATION; SHARED BUS ARCHITECTURE; TRANSACTION LEVEL MODELING;

MICROPROCESSOR CHIPS;

EID: 16244398693     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016720.1016778     Document Type: Conference Paper

References (21)

1. Flynn, "AMBA: enabling reusable on-chip designs". IEEE Micro, 1997.
2. IBM CoreConnect http://www.chips.ibm.com/products/powerpc/cores
3. Wishbone Specification http://www.silicore.net/wishbone.htm
4. Open Core Protocol International Partnership (OCP-IP). OCP datasheet, http://www.ocpip.org
5. "System-on-Chip Specification and Modeling Using C++: Challenges and Opportunities", IEEE D&T May/June 2001
6. Joon-Seo Yim et al. "A C-Based RTL Design Verification Methodology for Complex Microprocessor", DAC, 1997
7. Luc Séméria, Abhijit Ghosh, "Methodology for Hardware/Software Co-verification in C/C++", ASP-DAC, 2000
8. Sudeep Pasricha, "Transaction Level Modeling of SoC with SystemC 2.0", SNUG, Bangalore, 2002
9. T. Grötker, S. Liao, G. Martin, S. Swan. "System Design with SystemC". Kluwer Academic Publishers, 2002.
10. D. Gajski et al., "SpecC: Specification Language and Methodology", Kluwer Academic Publishers, January 2000
11. Xinping Zhu, S. Malik, "A hierarchical modeling framework for on-chip communication architectures", ICCAD, 2002
12. M. Caldari et al "Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0", DATE, 2003
13. O. Ogawa et al. "A Practical Approach for Bus Architecture Optimization at Transaction Level", DATE, 2003
14. AHB CLI Specification http://www.arm.com/armtech/ahbcli
15. R. A. Bergamaschi and S. Raje, "Observable Time Windows: Verifying the Results of High-Level Synthesis", ECDT, 1996
16. M. Ben-Romdhane et al. "Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis" Kluwer, 1996
17. AMBA AXI Specification http://www.arm.com/armtech/AXI
18. H. Jang et al., "High-Level System Modeling and Architecture Exloration with SystemC on a Network SoC: S3C2510 Case Study", DATE, 2004
19. M. Loghi et al. "Analyzing On-Chip Communication in a MPSoC Environment", DATE, 2004
20. Sudeep Pasricha, Nikil Dutt, Mohamed Ben-Romdhane, "Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration", DAC, 2004
21. Sudeep Pasricha et al "Rapid Exploration of Bus-based Communication Architectures at the CCATB Abstraction", CECS Technical Report 04-11, May 2004