An energy-efficient multiwire error control scheme for reliable on-chip interconnects using hamming product codes

VLSI Design

Volumn 2008, Issue , 2008, Pages

  Ampadu, Paul ^a   Fu, Bo ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 58149513175     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2008/109490     Document Type: Article

References (35)

1. International Technology Roadmap for Semiconductors,. 2006, http://public.itrs.net
2. Constantinescu C., Trends and challenges in VLSI circuit reliability IEEE Micro 2003 23 4 14 19
3. Lajolo M., Reorda M. S., Violante M., Early evaluation of bus interconnects dependability for system-on-chip designs Proceedings of the 14th IEEE International Conference on VLSI Design (VLSID 01) January 2001 Bangalore, India 371 376
4. De Micheli G., Benini L., Networks on Chips: Technology and Tools 2006 Amsterdam, The Netherlands Elsevier
5. Maheshwari A., Burleson W., Tessier R., Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2004 12 3 299 311
6. Caignet F., Delmas-Bendhia S., Sicard E., The challenge of signal integrity in deep-submicrometer CMOS technology Proceedings of the IEEE 2001 89 4 556 573
7. Bertozzi D., Benini L., De Micheli G., Error control schemes for on-chip communication links: the energy-reliability tradeoff IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2005 24 6 818 831
8. Li L., Vijaykrishnan N., Kandemir M., Irwin M. J., Adaptive error protection for energy efficiency Proceedings of International Conference on Computer Aided Design (ICCAD 03) November 2003 San Jose, Calif, USA 2 7
9. Rossi D., Nieuwland A. K., Katoch A., Metra C., Exploiting ECC redundancy to minimize crosstalk impact IEEE Design and Test of Computers 2005 22 1 59 70
10. Sridhara S. R., Shanbhag N. R., Coding for system-on-chip networks: a unified framework IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2005 13 6 655 667
11. Pande P. P., Ganguly A., Feero B., Belzer B., Grecu C., Design of low power reliable networks on chip through joint crosstalk avoidance and forward error correction coding Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 06) October 2006 Arlington, Va, USA 466 476
12. Rossi D., Angelini P., Metra C., Configurable error control scheme for NoC signal integrity Proceedings of the 13th IEEE International On-Line Testing Symposium (IOLTS 07) July 2007 Crete, Greece 43 48
13. Murali S., Theocharides T., Vijaykrishnan N., Irwin M. J., Benini L., De Micheli G., Analysis of error recovery schemes for networks on chips IEEE Design and Test of Computers 2005 22 5 434 442
14. Ejlali A., Al-Hashimi B.M., Rosinger P., Miremadi S. G., Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks Proceedings of the Conference on Design, Automation and Test in Europe (DATE 07) April 2007 Nice, France 1647 1652
15. Zimmer H., Jantsch A., A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip Proceedings of the International Workshop on Hardware/Software Codesign (CODES/ISSS 03) October 2003 Newport Beach, Calif, USA 188 193
16. Lehtonen T., Liljeberg P., Plosila J., Online reconfigurable self-timed links for fault tolerant NoC VLSI Design 2007 2007 13
17. Pyndiah R. M., Near-optimum decoding of product codes: block turbo codes IEEE Transactions on Communications 1998 46 8 1003 1010
18. Chiaraluce F., Garello R., Extended Hamming product codes analytical performance evaluation for low error rate applications IEEE Transactions on Wireless Communications 2004 3 6 2353 2361
19. Lin S., Costello D. J. Jr., Miller M. J., Automatic-repeat-request error-control schemes IEEE Communications Magazine 1984 22 12 5 17
20. Lin S., Costello D. J., Error Control Coding 2004 2nd Upper Saddle River, NJ, USA Prentice Hall
21. Ping L., Chan S., Yeung K. L., Iterative decoding of multi-dimensional concatenated single parity check codes 1 Proceedings of the IEEE International Conference on Communications (ICC 98) June 1998 Atlanta, Ga, USA 131 135
22. Reddy S. M., Wilson J. R., Easily testable cellular realizations for the (exactly p)-out-of-n and (p or more)-out-of-n logic functions IEEE Transactions on Computers 1974 23 1 98 100
23. Arizona State University, Predictive Technology Model,. http://www.eas.asu.edu/ptm
24. Rabaey J. M., Chandrakasan A., Nikolic B., Digital Integrated Circuits: A Design Perspective 2003 2nd Upper Saddle River, NJ, USA Prentice Hall
25. Sheng X., Benito I., Burleson W., Thermal impacts on NoC interconnects Proceedings of the 1st International Symposium on Networks-on-Chip (NOCS 07) May 2007 Princeton, NJ, USA 220
26. Bertozzi D., Benini L., Xpipes: a network-on-chip architecture for gigascale systems-on-chip IEEE Circuits and Systems Magazine 2004 4 2 18 31
27. Shieh M.-D., Sheu M.-H., Chen C.-H., Lo H.-F., A systematic approach for parallel CRC computations Journal of Information Science and Engineering 2001 17 3 445 461
28. Pande P. P., Grecu C., Jones M., Ivanov A., Saleh R., Performance evaluation and design trade-offs for network-on-chip interconnect architectures IEEE Transactions on Computers 2005 54 8 1025 1040
29. Hegde R., Shanbhag N. R., Toward achieving energy efficiency in presence of deep submicron noise IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2000 8 4 379 391
30. Worm F., Ienne P., Thiran P., De Micheli G., A robust self-calibrating transmission scheme for on-chip networks IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2005 13 1 126 139
31. Vangal S. R., Howard J., Ruhl G., An 80-tile sub-100-W teraFLOPS processor in 65-nm CMOS IEEE Journal of Solid-State Circuits 2008 43 1 29 41
32. Dally W. J., Towles B., Route packets, not wires: on-chip interconnection networks Proceedings of the 38th Design Automation Conference (DAC 01) June 2001 Las Vegas, Nev, USA 684 689
33. Kim J. S., Taylor M. B., Miller J., Wentzlaff D., Energy characterization of a tiled architecture processor with on-chip networks Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED 03) August 2003 Seoul, Korea 424 427
34. Jantsch A., Lauter R., Vitkowski A., Power analysis of link level and end-to-end data protection in networks on chip 2 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 05) May 2005 Kobe, Japan 1770 1773
35. Sakamura K., Future SOC possibilities IEEE Micro 2002 22 5 7 9