Online reconfigurable self-timed links for fault tolerant NoC

VLSI Design

Volumn 2007, Issue , 2007, Pages

  Lehtonen, Teijo ^a,b   Liljeberg, Pasi ^b   Plosila, Juha ^b,c  

^a TURKU CENTRE FOR COMPUTER SCIENCE   (Finland)

^b UNIVERSITY OF TURKU   (Finland)

^c ACADEMY OF FINLAND   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34250849255     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2007/94676     Document Type: Article

References (24)

1. C. Constantinescu Trends and challenges in VLSI circuit reliability. IEEE Micro 23 4 2003 14 19
2. International Technology Roadmap for Semiconductors 2005 http://public.itrs.net/
3. T. Lehtonen J. Plosila J. Isoaho On fault tolerance techniques towards nanoscale circuits and systems. Turku Centre for Computer Science (TUCS) Turku, Finland 708 2005
4. G. De Micheli L. Benini Networks on Chips. Morgan Kaufmann Publishers San Francisco, Calif, USA 2006
5. D. M. Chapiro Globally-asynchronous locally-synchronous systems. Stanford University Stanford, Calif, USA 1984
6. P. Liljeberg pakrli@utu.fi J. Plosila juplos@utu.fi J. Isoaho jisoaho@utu.fi Self-timed communication platform for implementing high-performance systems-on-chip. Integration, the VLSI Journal 38 1 2004 43 67
7. J. Muttersbach T. Villiger W. Fichtner Practical design of globally-asynchronous locally-synchronous systems. Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '00) Eilat, Israel 2000 52 59
8. M. Renaudin Marc.Renaudin@imag.fr Asynchronous circuits and systems: a promising design alternative. Microelectronic Engineering 54 1-2 2000 133 149
9. C. L. Seitz C. Mead L. Conway System timing. Introduction to VLSI Systems 7 Addison-Wesley Reading, Mass, USA 1980
10. J. Sparsø S. Furber Priciples of Asynchronous Circuit Design - A System Perspective. Kluwer Academic Publishers Dordrecht, The Netherlands 2001
11. D. Bertozzi dbertozzi@deis.unibo.it L. Benini lbenini@deis.unibo.it G. De Micheli nanni@stanford.edu Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 6 2005 818 831
12. S. R. Sridhara sridhara@uiuc.edu N. R. Shanbhag shanbhag@uiuc.edu Coding for system-on-chip networks: a unified framework. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 6 2005 655 667
13. L. Li lili@cse.psu.edu N. Vijaykrishnan vijay@cse.psu.edu M. Kandemir kandemir@cse.psu.edu M. J. Irwin mji@cse.psu.edu Adaptive error protection for energy efficiency. Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '03) San Jose, Calif, USA 2003 2 7
14. H. Zimmer heiko@mes.tu-darmstadt.de A. Jantsch axel@imit.kth.se A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip. Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03) 2003 Newport Beach, Calif, USA 188 193
15. R. E. Ziemer R. L. Peterson Introduction to Digital Communication. Prentice-Hall Upper Saddle River, NJ, USA 2nd 2001
16. B. W. Johnson Design and Analysis of Fault-Tolerant Digital Systems. Addison-Wesley Reading, Mass, USA 1989
17. C. Grecu A. Ivanov R. Saleh P. P. Pande NoC interconnect yield improvement using crosspoint redundancy. Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '06) Arlington, Va, USA 2006 457 465
18. I. E. Sutherland Micropipelines. Communications of the ACM 32 6 1989 720 738 The 1988 Turing Award Lecture
19. A. Davis S. M. Nowick G. Birtwistle A. Davis Asynchronous circuit design: motivation, background and methods. Asynchronous Digital Circuit Design Springer New York, NY, USA 1995 1 49
20. W. J. Dally J. W. Poulton Digital Systems Engineering. Cambridge University Press Cambridge, UK 1998
21. S. Murali smurali@stanford.edu T. Theocharides N. Vijaykrishnan M. J. Irwin L. Benini G. De Micheli Analysis of error recovery schemes for networks on chips. IEEE Design & Test of Computers 22 5 2005 434 442
22. Handshake Solutions http://www.handshakesolutions.com/
23. R. Hegde rhegde@uivlsi.csl.uiuc.edu N. R. Shanbhag shanbhag@uivlsi.csl. uiuc.edu Toward achieving energy efficiency in presence of deep submicron noise. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 4 2000 379 391
24. W. J. Dally B. Towles Route packets, not wires: on-chip interconnection networks. Proceedings of the 38th Design Automation Conference Las Vegas, Nev, USA 2001 684 689