메뉴 건너뛰기




Volumn 26, Issue 5, 2007, Pages 977-982

Coding for reliable on-chip buses: A class of fundamental bounds and practical codes

Author keywords

Coding; Crosstalk; Error correction; Interconnect; Low power; On chip bus; Reliability

Indexed keywords

CMOS INTEGRATED CIRCUITS; CROSSTALK; ENERGY CONSERVATION; ERROR CORRECTION; MICROPROCESSOR CHIPS; RELIABILITY THEORY;

EID: 34248590882     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884418     Document Type: Article
Times cited : (78)

References (27)
  • 1
    • 0008463467 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors, Online, Available
    • International Technology Roadmap for Semiconductors, 2003, Semiconductor Industry Association. [Online]. Available: http://public.itrs.net
    • (2003) Semiconductor Industry Association
  • 2
    • 33747574386 scopus 로고    scopus 로고
    • Analytical modeling and characterization of deep-submicrometer interconnect
    • May
    • D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect," in Proc. IEEE, May 2001, vol. 89, pp. 634-664.
    • (2001) Proc. IEEE , vol.89 , pp. 634-664
    • Sylvester, D.1    Hu, C.2
  • 3
    • 0028448788 scopus 로고
    • Power consumption estimation in CMOS VLSI chips
    • Jun
    • D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 663-670, Jun. 1994.
    • (1994) IEEE J. Solid-State Circuits , vol.29 , Issue.6 , pp. 663-670
    • Liu, D.1    Svensson, C.2
  • 4
    • 0033704034 scopus 로고    scopus 로고
    • Low-swing on-chip signaling techniques: Effectiveness and robustness
    • Jun
    • H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 264-272, Jun. 2000.
    • (2000) IEEE Trans. Very Large Scale Integr. (VLSI) Syst , vol.8 , Issue.3 , pp. 264-272
    • Zhang, H.1    George, V.2    Rabaey, J.3
  • 5
    • 0000239119 scopus 로고    scopus 로고
    • The challenge of signal integrity in deep-submicrometer CMOS technology
    • Apr
    • F. Caignet, S. Delmas-Bendhia, and E. Sicard, "The challenge of signal integrity in deep-submicrometer CMOS technology," Proc. IEEE, vol. 89, no. 4, pp. 556-573, Apr. 2001.
    • (2001) Proc. IEEE , vol.89 , Issue.4 , pp. 556-573
    • Caignet, F.1    Delmas-Bendhia, S.2    Sicard, E.3
  • 6
    • 0032643013 scopus 로고    scopus 로고
    • Reducing cross-coupling among interconnect wires in deep-submicron datapath design
    • J. Yim and C. Kung, "Reducing cross-coupling among interconnect wires in deep-submicron datapath design," in Proc. DAC, 1999, pp. 485-490.
    • (1999) Proc. DAC , pp. 485-490
    • Yim, J.1    Kung, C.2
  • 7
    • 0036149420 scopus 로고    scopus 로고
    • Networks on chips: A new SoC paradigm
    • Jan
    • L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
    • (2002) Computer , vol.35 , Issue.1 , pp. 70-78
    • Benini, L.1    Micheli, G.D.2
  • 8
    • 0003713065 scopus 로고
    • Integrated circuit having outputs configured for reduced state changes,
    • U.S. Patent 4 667 337, May 19
    • R. Fletcher, "Integrated circuit having outputs configured for reduced state changes," U.S. Patent 4 667 337, May 19, 1987.
    • (1987)
    • Fletcher, R.1
  • 11
    • 0034483997 scopus 로고    scopus 로고
    • Coupling-driven signal encoding scheme for low-power interface design
    • K. Kim, K. Baek, N. Shanbhag, C. Liu, and S. Kang, "Coupling-driven signal encoding scheme for low-power interface design," in Proc. ICCAD, 2000, pp. 318-321.
    • (2000) Proc. ICCAD , pp. 318-321
    • Kim, K.1    Baek, K.2    Shanbhag, N.3    Liu, C.4    Kang, S.5
  • 12
    • 84949766294 scopus 로고    scopus 로고
    • Reducing bus delay in submicron technology using coding
    • P. P. Sotiriadis and A. Chandrakasan, "Reducing bus delay in submicron technology using coding," in Proc. ASP-DAC, 2001, pp. 109-114.
    • (2001) Proc. ASP-DAC , pp. 109-114
    • Sotiriadis, P.P.1    Chandrakasan, A.2
  • 13
    • 0345666024 scopus 로고    scopus 로고
    • Interconnect modeling and optimization in deep submicron technologies,
    • Ph.D. dissertation, Massachusetts Inst. Technol, Cambridge, MA, May
    • P. P. Sotiriadis, "Interconnect modeling and optimization in deep submicron technologies," Ph.D. dissertation, Massachusetts Inst. Technol., Cambridge, MA, May 2002.
    • (2002)
    • Sotiriadis, P.P.1
  • 14
    • 0036949310 scopus 로고    scopus 로고
    • Odd/even bus invert with two-phase transfer for buses with coupling
    • Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for buses with coupling," in Proc. ISLPED, 2002, pp. 80-83.
    • (2002) Proc. ISLPED , pp. 80-83
    • Zhang, Y.1    Lach, J.2    Skadron, K.3    Stan, M.R.4
  • 15
    • 84950134284 scopus 로고    scopus 로고
    • Analysis and avoidance of cross-talk in on-chip buses
    • C. Duan, A. Tirumala, and S. P. Khatri, "Analysis and avoidance of cross-talk in on-chip buses," in Proc. Hot Interconnects, 2001, pp. 133-138.
    • (2001) Proc. Hot Interconnects , pp. 133-138
    • Duan, C.1    Tirumala, A.2    Khatri, S.P.3
  • 16
    • 0035211961 scopus 로고    scopus 로고
    • Bus encoding to prevent crosstalk delay
    • B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proc. ICCAD, 2001, pp. 57-63.
    • (2001) Proc. ICCAD , pp. 57-63
    • Victor, B.1    Keutzer, K.2
  • 17
    • 4444376574 scopus 로고    scopus 로고
    • Memory bus encoding for low power: A tutorial
    • W. Cheng and M. Pedram, "Memory bus encoding for low power: A tutorial," in Proc. ISQED, 2001, pp. 199-204.
    • (2001) Proc. ISQED , pp. 199-204
    • Cheng, W.1    Pedram, M.2
  • 18
    • 34248516363 scopus 로고    scopus 로고
    • Communication inspired design of on-chip buses,
    • Ph.D. dissertation, Univ. Illinois, Urbana, IL, Jan
    • S. R. Sridhara, "Communication inspired design of on-chip buses," Ph.D. dissertation, Univ. Illinois, Urbana, IL, Jan. 2006.
    • (2006)
    • Sridhara, S.R.1
  • 19
    • 0034245046 scopus 로고    scopus 로고
    • Toward achieving energy efficiency in the presence of deep submicron noise
    • Aug
    • R. Hegde and N. R. Shanbhag, "Toward achieving energy efficiency in the presence of deep submicron noise," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 4, pp. 379-391, Aug. 2000.
    • (2000) IEEE Trans. Very Large Scale Integr. (VLSI) Syst , vol.8 , Issue.4 , pp. 379-391
    • Hegde, R.1    Shanbhag, N.R.2
  • 20
    • 84893755546 scopus 로고    scopus 로고
    • Low power error resilient encoding for on-chip data buses
    • D. Bertozzi, L. Benini, and G. D. Micheli, "Low power error resilient encoding for on-chip data buses," in Proc. DATE, 2002, pp. 102-109.
    • (2002) Proc. DATE , pp. 102-109
    • Bertozzi, D.1    Benini, L.2    Micheli, G.D.3
  • 21
    • 1442278933 scopus 로고    scopus 로고
    • Error-correction and crosstalk avoidance in DSM busses
    • K. Patel and I. Markov, "Error-correction and crosstalk avoidance in DSM busses," in Proc. SLIP, 2003, pp. 9-14.
    • (2003) Proc. SLIP , pp. 9-14
    • Patel, K.1    Markov, I.2
  • 22
    • 4444369635 scopus 로고    scopus 로고
    • Coding for system-on-chip networks: A unified framework
    • S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," in Proc. DAC, 2004, pp. 103-106.
    • (2004) Proc. DAC , pp. 103-106
    • Sridhara, S.R.1    Shanbhag, N.R.2
  • 23
    • 27944447304 scopus 로고    scopus 로고
    • Coding for reliable on-chip buses: Fundamental limits and practical codes
    • S. R. Sridhara and N. R. Shanbhag, "Coding for reliable on-chip buses: Fundamental limits and practical codes," in Proc. VLSI Des., 2005, pp. 417-422.
    • (2005) Proc. VLSI Des , pp. 417-422
    • Sridhara, S.R.1    Shanbhag, N.R.2
  • 26
    • 0141668007 scopus 로고    scopus 로고
    • Reactive local search for the maximum clique problem
    • Apr, Online, Available
    • R. Battiti and M. Protasi. (2001, Apr.). "Reactive local search for the maximum clique problem," Algorithmica, vol. 29, no. 4, pp. 610-637. [Online]. Available: http://rtm.science.unitn.it/intertools/clique
    • (2001) Algorithmica , vol.29 , Issue.4 , pp. 610-637
    • Battiti, R.1    Protasi, M.2
  • 27
    • 28444455689 scopus 로고    scopus 로고
    • A low-power bus design using joint repeater insertion and coding
    • S. R. Sridhara and N. R. Shanbhag, "A low-power bus design using joint repeater insertion and coding," in Proc. ISLPED, 2005, pp. 99-102.
    • (2005) Proc. ISLPED , pp. 99-102
    • Sridhara, S.R.1    Shanbhag, N.R.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.