Coding for reliable on-chip buses: A class of fundamental bounds and practical codes

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 5, 2007, Pages 977-982

  Sridhara, Srinivasa R ^a,b   Shanbhag, Naresh R ^c  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c University of Illinois at Urbana Champaign   (United States)

Author keywords

Coding; Crosstalk; Error correction; Interconnect; Low power; On chip bus; Reliability

Indexed keywords

CMOS INTEGRATED CIRCUITS; CROSSTALK; ENERGY CONSERVATION; ERROR CORRECTION; MICROPROCESSOR CHIPS; RELIABILITY THEORY;

CODEC CIRCUITS; LOW POWER; LOW-SWING SIGNALING; ON-CHIP BUS;

ENCODING (SYMBOLS);

EID: 34248590882     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884418     Document Type: Article

References (27)

1. International Technology Roadmap for Semiconductors, 2003, Semiconductor Industry Association. [Online]. Available: http://public.itrs.net
2. D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect," in Proc. IEEE, May 2001, vol. 89, pp. 634-664.
3. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 663-670, Jun. 1994.
4. H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 264-272, Jun. 2000.
5. F. Caignet, S. Delmas-Bendhia, and E. Sicard, "The challenge of signal integrity in deep-submicrometer CMOS technology," Proc. IEEE, vol. 89, no. 4, pp. 556-573, Apr. 2001.
6. J. Yim and C. Kung, "Reducing cross-coupling among interconnect wires in deep-submicron datapath design," in Proc. DAC, 1999, pp. 485-490.
7. L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
8. R. Fletcher, "Integrated circuit having outputs configured for reduced state changes," U.S. Patent 4 667 337, May 19, 1987.
9. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 3, no. 1, pp. 49-58, Mar. 1995.
10. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 2, pp. 212-221, Jun. 1999.
11. K. Kim, K. Baek, N. Shanbhag, C. Liu, and S. Kang, "Coupling-driven signal encoding scheme for low-power interface design," in Proc. ICCAD, 2000, pp. 318-321.
12. P. P. Sotiriadis and A. Chandrakasan, "Reducing bus delay in submicron technology using coding," in Proc. ASP-DAC, 2001, pp. 109-114.
13. P. P. Sotiriadis, "Interconnect modeling and optimization in deep submicron technologies," Ph.D. dissertation, Massachusetts Inst. Technol., Cambridge, MA, May 2002.
14. Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for buses with coupling," in Proc. ISLPED, 2002, pp. 80-83.
15. C. Duan, A. Tirumala, and S. P. Khatri, "Analysis and avoidance of cross-talk in on-chip buses," in Proc. Hot Interconnects, 2001, pp. 133-138.
16. B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proc. ICCAD, 2001, pp. 57-63.
17. W. Cheng and M. Pedram, "Memory bus encoding for low power: A tutorial," in Proc. ISQED, 2001, pp. 199-204.
18. S. R. Sridhara, "Communication inspired design of on-chip buses," Ph.D. dissertation, Univ. Illinois, Urbana, IL, Jan. 2006.
19. R. Hegde and N. R. Shanbhag, "Toward achieving energy efficiency in the presence of deep submicron noise," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 4, pp. 379-391, Aug. 2000.
20. D. Bertozzi, L. Benini, and G. D. Micheli, "Low power error resilient encoding for on-chip data buses," in Proc. DATE, 2002, pp. 102-109.
21. K. Patel and I. Markov, "Error-correction and crosstalk avoidance in DSM busses," in Proc. SLIP, 2003, pp. 9-14.
22. S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," in Proc. DAC, 2004, pp. 103-106.
23. S. R. Sridhara and N. R. Shanbhag, "Coding for reliable on-chip buses: Fundamental limits and practical codes," in Proc. VLSI Des., 2005, pp. 417-422.
24. F. J. MacWilliams and N. J. A. Sloane, The Theory of Error-Correcting Codes. New York: North-Holland, 1977.
25. S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 655-667, Jun. 2005.
26. R. Battiti and M. Protasi. (2001, Apr.). "Reactive local search for the maximum clique problem," Algorithmica, vol. 29, no. 4, pp. 610-637. [Online]. Available: http://rtm.science.unitn.it/intertools/clique
27. S. R. Sridhara and N. R. Shanbhag, "A low-power bus design using joint repeater insertion and coding," in Proc. ISLPED, 2005, pp. 99-102.