The instruction-set extension problem: A survey

ACM Transactions on Reconfigurable Technology and Systems

Volumn 4, Issue 2, 2011, Pages

  Galuzzi, Carlo ^a   Bertels, Koen ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Customization; HW SW codesign; Instruction generation; Instruction selection; Instruction set; Instruction set extension; Reconfigurable architecture

Indexed keywords

CUSTOMIZATION; HW/SW CODESIGN; INSTRUCTION GENERATION; INSTRUCTION SELECTION; INSTRUCTION-SET; INSTRUCTION-SET EXTENSIONS;

HARDWARE; RECONFIGURABLE ARCHITECTURES;

SURVEYS;

EID: 84867368085     PISSN: 19367406     EISSN: 19367414     Source Type: Journal    
DOI: 10.1145/1968502.1968509     Document Type: Review

References (161)

1. AHO, A. V.,GANAPATHI, M., AND TJIANG, S. W. K. 1989. Code generation using tree matching and dynamic programming. ACM Trans. Programm. Lang. Syst. 11, 4, 491-516. (Pubitemid 20622727)
2. ALETÀ, A., CODINA, J. M., GONZÁLEZ, A., AND KAELI, D. 2004. Removing communications in clustered microarchitectures through instruction replication. ACM Trans. Archit. Code Optimiz. 1, 2, 127-151.
3. ALIPPI, C., FORNACIARI, W., POZZI, L., AND SAMI, M. March 1999. A dag-based design approach for reconfigurable vliw processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'99). 778-779.
4. ALIPPI, C., FORNACIARI, W., POZZI, L., AND SAMI, M. 2001. Determining the optimum extended instruction-set architecture for application specific reconfigurable vliw cpus. In Proceedings of the 12th International Workshop on Rapid System Prototyping (RSP'01). 50-56. (Pubitemid 32840892)
5. ALOMARY, A., NAKATA, T., HONMA, Y., IMAI, M., AND HIKICHI, N. 1993. An asip instruction set optimization algorithm with functional module sharing constraint. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'93). 526-532.
6. ALOMARY, A. Y. 1996. A hardware/software codesign partitioner for asip design. In Proceedings of the 3rd IEEE International Conference on Electronics, Circuits, and Systems (ICECS'96). 251-254.
7. ARATÓ, P., JUHÁSZ, S.,Á DÁM MANN, Z., ORBÁN, A., AND PAPP, D. 2003. Hardware-Software partitioning in embedded system design. In Proceedings of the IEEE International Symposium on Intelligent Signal Processing (WISP'03). 197-202.
8. ARNOLD, M. 2001. Instruction set extension for embedded processors. Ph.D. thesis, University of Delft, The Netherlands.
9. ARNOLD, M. AND CORPORAAL, H. 1999. Automatic detection of recurring operation patterns. In Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES'99). 22-26.
10. ARNOLD, M. AND CORPORAAL, H. 2001. Designing domain-specific processors. In Proceedings of the 9th International Symposium on Hardware/Software Codesign (CODES'01). 61-66. (Pubitemid 32864381)
11. ATASU, K. 2007. Hardware/software partitioning for custom instruction processors. Ph.D. thesis, BoǧaziçI University, Turkey. December.
12. ATASU, K., POZZI, L., AND IENNE, P. 2003a. Automatic application-specific instruction-set extensions under microarchitectural constraints. In Proceedings of the 40th Conference on Design Automation (DAC'03). 256-261.
13. ATASU, K., POZZI, L., AND IENNE, P. 2003b. Automatic application-specific instruction-set extensions under microarchitectural constraints. Int. J. Parall. Programm. 31, 6, Special issue: Workshop on application specific processors (WASP), 411-428.
14. ATASU, K., DÜNDAR, G., ANDÖZTURAN, C. 2005. An integer linear programming approach for identifying instruction-set extensions. In Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05). 172-177. (Pubitemid 41551305)
15. ATASU, K., DIMOND, R. G., MENCER, O., LUK, W.,ÖZTURAN, C., AND D ÜNDAR, G. 2007. Optimizing instruction-set extensible processors under data bandwidth constraints. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). 588-593. (Pubitemid 47334019)
16. ATASU, K.,MENCER, O., LUK, W.,ÖZTURAN, C., AND D ÜNDAR, G. 2008. Fast custom instruction identification by convex subgraph enumeration. In Proceedings of the International Conference on Application- Specific Systems, Architectures and Processors (ASAP'08). 1-6.
17. ATHANAS, P. M. AND SILVERMAN, H. F. 1993. Processor reconfiguration through instruction-set metamorphosis. Comput. 26, 3, 11-18.
18. BALEANI, M., GENNARI, F., JIANG, Y., PATEL, Y., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 2002. Hw/sw partitioning and code generation of embedded control applications on a reconfigurable architecture platform. In Proceedings of the 10th International Symposium on Hardware/Software Codesign (CODES'02). 151-156. (Pubitemid 35023426)
19. BARAT, F. AND LAUWEREINS, R. 2000. Reconfigurable instruction set processors: A survey. In Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP'00). IEEE Computer Society, 168.
20. BARAT, F., LAUWEREINS, R., AND DECONINCK, G. 2002. Reconfigurable instruction set processors from a hardware/software perspective. IEEE Trans. Softw. Engin. 28, 9, 847-862. (Pubitemid 35242629)
21. BÌNH, N. N., IMAI, M., AND HIKICHI, N. 1995. A hardware/software partitioning algorithm for pipelined instruction set processor. In Proceedings of the Conference on European Design Automation (EURODAC' 95/EURO-VHDL'95). 176-181.
22. BÌNH, N. N., IMAI, M., AND SHIOMI, A. 1996a. A new hw/sw partitioning algorithm for synthesizing the highest performance pipelined asips with multiple identical fus. In Proceedings of the Conference on European Design Automation (EURO-DAC'96/EURO-VHDL'96). 126-131.
23. BÌNH, N. N., IMAI, M., SHIOMI, A., AND HIKICHI, N. 1996b. A hardware/software partitioning algorithm for designing pipelined asips with least gate counts. In Proceedings of the 33rd Annual Conference on Design Automation (DAC'96). 527-532.
24. BISWAS, P. AND DUTT, N. 2003a. Greedy and heuristic-based algorithms for synthesis of complex instructions in heterogeneous-connectivity-based DSPs. Tech. rep. 03-16, UCI-ISR.
25. BISWAS, P. AND DUTT, N. 2003b. Reducing code size for heterogeneous-connectivity-based vliw dsps through syntheis of instruction set extensions. In Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'03). 104-112. (Pubitemid 40682154)
26. BISWAS, P. AND DUTT, N. D. 2005. Code size reduction in heterogeneous-connectivity-based dsps using instruction set extensions. IEEE Trans. Comput. 54, 10, 1216-1226. (Pubitemid 41529418)
27. BISWAS, P., BANERJEE, S., DUTT, N., POZZI, L., AND IENNE, P. September 2004a. Fast automated generation of high-quality instruction set extensions for processor customization. In Proceedings of the 3rd Workshop on Application Specific Processors (WASP'04).
28. BISWAS, P., CHOUDHARY, V., ATASU, K., POZZI, L., IENNE, P., AND DUTT, N. 2004b. Introduction of local memory elements in instruction set extensions. In Proceedings of the 41st Annual Conference on Design Automation (DAC'04). 729-734.
29. BISWAS, P., BANERJEE, S., DUTT, N., POZZI, L., AND IENNE, P. 2005. Isegen: Generation of high-quality instruction set extensions by iterative improvement. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'05). 1246-1251. (Pubitemid 44172180)
30. BISWAS, P., DUTT, N., IENNE, P., AND POZZI, L. 2006. Automatic identification of application-specific functional units with architecturally visible storage. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'06). European Design and Automation Association, 212-217.
31. BOBDA, C. 2007. Introduction to Reconfigurable Computing. Springer.
32. BONZINI, P. AND POZZI, L. 2007a. Polynomial-Time subgraph enumeration for automated instruction set extension. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). 1331-1336. (Pubitemid 47334146)
33. BONZINI, P. AND POZZI, L. 2007b. A retargetable framework for automated discovery of custom instructions. In Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors (ASAP07).
34. BORIN, E., KLEIN, F.,MOREANO, N., AZEVEDO, R., AND ARAUJO, G. 2004. Fast instruction set customization. In 2nd Workshop on Embedded Systems for Real-Time Multimedia (ESTImedia'04). 53-58. (Pubitemid 40286403)
35. BRAYTON, R. K. AND SOMENZI, F. 1989. Boolean relations and the incomplete specification of logic networks. In Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design (ICCAD'89). 316-319.
36. BRISK, P., KAPLAN, A., KASTNER, R., AND SARRAFZADEH, M. 2002. Instruction generation and regularity extraction for reconfigurable processors. In Proceedings of the 2002 International Conference on Compilers, Architecture, and Sfor Embedded Systems (CASES'02). 262-269.
37. BRISK, P., KAPLAN, A., AND SARRAFZADEH, M. 2004. Area-Efficient instruction set synthesis for reconfigurable system-on-chip designs. In Proceedings of the 41st annual conference on Design automation (DAC'04). 395-400.
38. BUELL, D., KLEINFELDER, W., AND ARNOLD, J. 1996. Splash 2: FPGAs in a Custom Computing Machine.
39. CHEN, L. 1996. Graph isomorphism and identification matrices: Parallel algorithms. IEEE Trans. Parall. Distrib. Syst. 7, 3, 308-319. (Pubitemid 126776330)
40. CHEUNG, N., HENKEL, J., AND PARAMESWARAN, S. 2003a. Rapid configuration and instruction selection for an asip: A case study. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'03).
41. CHEUNG, N., PARAMESWARAN, S., AND HENKEL, J. 2003b. Inside: Instruction selection/identification and design exploration for extensible processors. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'03).
42. CHEUNG, N., PARAMESWARAN, S., AND HENKEL, J. 2005. Battery-Aware instruction generation for embedded processors. In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC'05). 553-556.
43. CHOI, H., HWANG, S. H., KYUNG, C.-M., AND PARK, I.-C. 1998. Synthesis of application specific instructions for embedded dsp software. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'98). 665-671.
44. CHOI, H., KIM, J.-S., YOON, C.-W., PARK, I.-C., HWANG, S. H., AND KYUNG, C.-M. 1999. Synthesis of application specific instructions for embedded dsp software. IEEE Trans. Comput. 48, 6, 603-614.
45. CLARK, N. 2007. Customizing the computation capabilities of microprocessors. Ph.D. thesis, University of Michigan, Ann Arbor.
46. CLARK, N. T. AND ZHONG, H. 2005. Automated custom instruction generation for domain-specific processor acceleration. IEEE Trans. Comput. 54, 10, 1258-1270. (Pubitemid 41529421)
47. CLARK, N., TANG, W., AND MAHLKE, S. 2002. Automatically generating custom instruction set extensions. In Proceedings of 1st Workshop on Application Specific Processors (WASP). 94-101.
48. CLARK, N., ZHONG, H., AND MAHLKE, S. 2003. Processor acceleration through automated instruction set customization. In Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture (MICRO'36).
49. CLARK, N., KUDLUR, M., PARK, H.,MAHLKE, S., AND FLAUTNER, K. 2004. Application-specific processing on a general-purpose core via transparent instruction set customization. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'37). 30-40. (Pubitemid 40927684)
50. CLARK, N., BLOME, J., CHU, M.,MAHLKE, S., BILES, S., AND FLAUTNER, K. 2005. An architecture framework for transparent instruction set customization in embedded processors. SIGARCH Comput. Archit. News 33, 2, 272-283. (Pubitemid 41543447)
51. CLARK, N., HORMATI, A., MAHLKE, S., AND YEHIA, S. 2006. Scalable subgraph mapping for acyclic computation accelerators. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'06). 147-157. (Pubitemid 47113103)
52. COMPTON, K. AND HAUCK, S. 2002. Reconfigurable computing: A survey of systems and software. ACM Comput. Surv. 34, 2, 171-210.
53. CONG, J., FAN, Y., HAN, G., AND ZHANG, Z. 2004. Application-specific instruction generation for configurable processor architectures. In Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA'04). 183-189.
54. COUDERT, O. 1996. On solving covering problems. In Proceedings of the 33rd Annual Conference on Design Automation (DAC'96). 197-202.
55. COUDERT, O. AND MADRE, J. C. 1995. New ideas for solving covering problems. In Proceedings of the 32nd ACM/IEEE Conference on Design Automation (DAC'95). 641-646.
56. DE MICHELI, G. AND GUPTA, R. K. 1997. Hardware/software co-design. Proc. IEEE 85, 3, 349-365. (Pubitemid 127745567)
57. EBELING, C., CRONQUIST, D., AND FRANKLIN, P. 1996. Rapid - reconfigurable pipelined datapath. In Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers (FPL'96). Springer, 126-135. (Pubitemid 126136669)
58. ARABOSCHI, P., BROWN, G., FISHER, J. A., DESOLI, G., AND HOMEWOOD, F. 2000. Lx: a technology platform for customizable vliw embedded processing. ACM SIGARCH Comput. Archit. News 28, 2, 203-213.
59. FORNACIARI, W., POZZI, L., AND SAMI, M. 1999. Processoririconfigurabili: unalternativa flessibile per I sistemidedicati. Alta Frequenza - Rivista di Elettronica, 22-28.
60. FORTIN, S. 1996. The graph isomorphism problem. Tech. rep. TR 96-20, Department of Computing Science, University of Alberta, Canada.
61. GALUZZI, C., BERTELS, K., AND VASSILIADIS, S. 2007a. A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions. In Proceedings of the 3rd International Workshop Reconfigurable Computing: Architectures, Tools and Applications (ARC'07), P. C. Diniz, E. Marques, K. Bertels, M. M. Fernandes, and J.M. P. Cardoso Eds., Lecture Notes in Computer Science, vol. 4419. Springer, 130-141. (Pubitemid 47289789)
62. GALUZZI, C., BERTELS, K., AND VASSILIADIS, S. 2007b. A linear complexity algorithm for the generation of multiple input single output instructions of variable size. In Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 7th International Workshop (SAMOS'07), S. Vassiliadis, M. Berekovic, and T. D. Hämäl äinen, Eds. Lecture Notes in Computer Science, vol. 4599. Springer, 283-293.
63. GALUZZI, C., MOSCU PANAINTE, E., YANKOVA, Y., BERTELS, K., AND VASSILIADIS, S. 2006. Automatic selection of application-specific instruction-set extensions. In Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'06). 160-165. (Pubitemid 47113030)
64. GEURTS, W. 1995. Synthesis of accelerator data paths for high-throughput signal processing applications. Ph.D. thesis, Katholieke Universiteit Leuven.
65. GEURTS, W. 1997. Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications. Kluwer Academic Publishers, Norwell, MA.
66. GOKHALE, M., HOLMES, W., KOPSER, A., LUCAS, S.,MINNICH, R., SWEELY, D., AND LOPRESTI, D. 1991. Building and using a highly parallel programmable logic array. Comput. 24, 1, 81-89.
67. GOLDSTEIN, S. C., SCHMIT, H., MOE, M., BUDIU, M., CADAMBI, S., TAYLOR, R. R., AND LAUFER, R. 1999. Piperench: A co-processor for streaming multimedia acceleration. SIGARCH Comput. Archit. News 27, 2, 28-39.
68. GRASSELLI, A. AND LUCCIO, F. 1965. A method for minimizing the number of internal states in incompletely specified sequential networks. IEEE Trans. Electron. Comp. EC-14, 350-359.
69. GUO, Y. 2006. Mapping applications to a coarse-grained reconfigurable architecture. Ph.D. thesis, University of Twente, The Netherlands.
70. GUO, Y., SMIT, G. J., BROERSMA, H., AND HEYSTERS, P. M. 2003. A graph covering algorithm for a coarse grain reconfigurable system. In Proceedings of the ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems (LCTES'03). 199-208.
71. GUTIN, G., JOHNSTONE, A., REDDINGTON, J., SCOTT, E., SOLEIMANFALLAH, A., AND YEO, A. 2007. An algorithm for finding connected convex subgraphs of an acyclic digraph. In Proceedings of the ACiD 2007.
72. HARTENSTEIN, R. 2001a. Coarse grain reconfigurable architecture (embedded tutorial). In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC'01). 564-570.
73. HARTENSTEIN, R. 2001b. A decade of reconfigurable computing: a visionary retrospective. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'01). 642-649.
74. HAUCK, S., FRY, T. W.,HOSLER, M. M., AND KAO, J. P. 1997. The chimaera reconfigurable functional unit. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM'97).
75. HAUCK, S., FRY, T. W.,HOSLER, M. M., AND KAO, J. P. 2004. The chimaera reconfigurable functional unit. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12, 2, 206-217.
76. HAUSER, J. R. AND WAWRZYNEK, J. 1997. Garp: a mips processor with a reconfigurable coprocessor. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM'97).
77. HAYNES, S. D., CHEUNG, P. Y. K., LUK, W., AND STONE, J. 1999. Sonic - A plug-in architecture for video processing. In Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'99).
78. HAYNES, S. D., STONE, J., CHEUNG, P. Y. K., AND LUK, W. 2000. Video image processing with the sonic architecture. Comput. 33, 4, 50-57. (Pubitemid 30585679)
79. HOLMER, B. 1993. Automatic design of computer instruction sets. Ph.D. thesis.
80. HUANG, I.-J. AND DESPAIN, A. M. 1994a. Generating instruction sets and microarchitectures from applications. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'94). 391-396.
81. HUANG, I.-J. AND DESPAIN, A. M. 1994b. Synthesis of instruction sets for pipelined microprocessors. In Proceedings of the 31st Annual Conference on Design Automation (DAC'94). 5-11.
82. HUANG, Z. AND MALIK, S. 2001. Managing dynamic reconfiguration overhead in system-on-a-chip design using reconfigurable datapaths and optimized interconnection networks. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'01). 735-740.
83. HUANG, Z., MALIK, S., MOREANO, N., AND ARAUJO, G. 2004. The design of dynamically reconfigurable datapath coprocessors. Trans. Embed. Comput. Syst. 3, 2, 361-384.
84. HUYNH, H. P., SIM, J. E., AND MITRA, T. 2007. An efficient framework for dynamic reconfiguration of instruction-set customization. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'07). 135-144. (Pubitemid 351203996)
85. IENNE, P. AND LEUPERS, R. 2006. Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon). Morgan Kaufmann Publishers, San Francisco, CA.
86. IMAI, M., SATO, J., ALOMARY, A., AND HIKICHI, N. 1992. An integer programming approach to instruction implementation method selection problem. In Proceedings of the Conference on European Design Automation (EURO-DAC'92). 106-111. (Pubitemid 23612340)
87. ISELI, C. 1996. Spyder: A reconfigurable processor development system. Ph.D. thesis, Ecole Polytechnique Federale de Lausanne.
88. ISELI, C. AND SANCHEZ, E. 1995. Spyder: A sure (superscalar and reconfigurable) processor. J. Supercomput. 9, 3, 231-252.
89. JANSSEN, M., CATTHOOR, F., AND DE MAN, H. 1996. A specification invariant technique for regularity improvement between flow-graph clusters. In Proceedings of the European Conference on Design and Test (EDTC'96).
90. JAYASEELAN, R., LIU, H., AND MITRA, T. 2006. Exploiting forwarding to improve data bandwidth of instruction-set extensions. In Proceedings of the 43rd Annual Conference on Design Automation (DAC'06). 43-48. (Pubitemid 47113864)
91. KASTNER, R., OGRENCI-MEMIK, S., BOZORGZADEH, E., AND SARRAFZADEH, M. 2001. Instruction generation for hybrid reconfigurable systems. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'01). 127-130. (Pubitemid 33148948)
92. KASTNER, R., KAPLAN, A.,MEMIK, S. O., AND BOZORGZADEH, E. 2002. Instruction generation for hybrid reconfigurable systems. ACM Trans. Des. Automa. Electron. Syst. (TODAES) 7, 4, 605-627. (Pubitemid 36282451)
93. KAVVADIAS, N. AND NIKOLAIDIS, S. 2005. Automated instruction-set extension of embedded processors with application to mpeg-4 video encoding. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05). 140-145. (Pubitemid 41311371)
94. KAVVADIAS, N. AND NIKOLAIDIS, S. May 16-19, 2006. A flexible instruction generation framework for extending embedded processors. In Proceedings of the 13th IEEE Mediterranean Electrotechnical Conference (MELECON'06). 125-128. (Pubitemid 46522138)
95. KEUTZER, K., MALIK, S., AND NEWTON, A. R. 2002. From asic to asip: The next design discontinuity. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02). 84-90. (Pubitemid 35186442)
96. LAM, S.-K. AND SRIKANTHAN, T. 2009. Rapid design of area-efficient custom instructions for reconfigurable embedded processing. J. Syst. Archit. 55, 1, 1-14.
97. LAM, S. K., SRIKANTHAM, T., AND CLARKE, C. T. 2006. Rapid generation of custom instructions using predefined dataflow structures. Microprocess. Microsyst. 30, 6, (Special Issue on FPGA's), 355-366. (Pubitemid 44067254)
98. LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO'30). 330-335.
99. LEE, J.-E.,CHOI, K., AND DUTT, N. 2002. Efficient instruction encoding for automatic instruction set design of configurable asips. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'02). 649-654.
100. LEE, J.-E., CHOI, K., AND DUTT, N. D. 2003a. Energy-efficient instruction set synthesis for applicationspecific processors. In Proceedings of the 2003 International Symposium on Low Power Electronics and Design (ISLPED'03). 330-333.
101. LEE, J.-E., CHOI, K., AND DUTT, N. D. 2003b. An algorithm for mapping loops onto coarse-grained reconfigurable architectures. In Proceedings of the ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems (LCTES'03). 183-188.
102. LEE, J.-E., CHOI, K., AND DUTT, N. D. 2007. Instruction set synthesis with efficient instruction encoding for configurable processors. ACM Trans. Des. Autom. Electron. Syst. 12, 1, 8.
103. LEUPERS, R., KARURI, K., KRAEMER, S., AND PANDEY, M. 2006. A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'06). European Design and Automation Association, 581-586.
104. LI, X. Y., STALLMANN, M. F., AND BRGLEZ, F. 2005. Effective bounding techniques for solving unate and binate covering problems. In Proceedings of the 42nd Annual Conference on Design Automation (DAC'05). 385-390. (Pubitemid 41675467)
105. LIAO, S. AND DEVADAS, S. 1997. Solving covering problems using lpr-based lower bounds. In Proceedings of the 34th Annual Conference on Design Automation (DAC'97). 117-120.
106. LIAO, S., DEVADAS, S., KEUTZER, K., AND TJIANG, S. 1995. Instruction selection using binate covering for code size optimization. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'95). 393-399.
107. LIAO, S.,KEUTZER, K., TJIANG, S., AND DEVADAS, S. 1998. A new viewpoint on code generation for directed acyclic graphs. ACM Trans. Design Automat. Electron. Syst. (TODAES) 3, 1, 51-75. (Pubitemid 128735580)
108. LIEM, C., MAY, T., AND PAULIN, P. 1994. Instruction-set matching and selection for DSP and ASIP code generation. In Proceedings of the European Design and Test Conference (ED&TC). 31-37.
109. LIN, S. AND KERNIGHAN, B. 1973. An effective heuristic algorithm for the traveling-salesman problem. Oper. Res. 21, 2, 498-516.
110. LU, G., SINGH, H., LEE, M.-H., BAGHERZADEH, N., KURDAHI, F. J., AND FILHO, E. M. C. 1999. The morphosys parallel reconfigurable system. In Proceedings of the 5th International Euro-Par Conference on Parallel Processing (Euro-Par'99). Springer, 727-734.
111. MEI, B., VERNALDE1, S., VERKEST, D., MAN, H. D., AND LAUWEREINS, R. 2003. Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL'03). Springer, 61-70.
112. MESSMER, B. T. AND BUNKE, H. 1995. Subgraph isomorphism in polynomial time. Tech. rep. IAM 95-003, University of Bern, Switzerland.
113. MIYAMORI, T. AND OLUKOTUN, K. 1998. Remarc (abstract): Reconfigurable multimedia array coprocessor. In Proceedings of the ACM/SIGDA 6th International Symposium on Field Programmable Gate Arrays (FPGA'98).
114. MOREANO, N., ARAUJO, G.,HUANG, Z., AND MALIK, S. 2002. Datapath merging and interconnection sharing for reconfigurable architectures. In Proceedings of the 15th International Symposium on System Synthesis (ISSS'02). 38-43.
115. NIEMANN, R. AND MARWEDEL, P. 1996. Hardware/software partitioning using integer programming. In Proceedings of the European Conference on Design and Test (EDTC9'6).
116. NIEMANN, R. AND MARWEDEL, P. 1997. An algorithm for hardware/software partitioning using mixed integer linear programming. Des. Automat. Embedd. Syst. 2, 2, Special Issue: Partitioning Methods for Embedded Systems, 165-193. (Pubitemid 127506131)
117. PEYMANDOUST, A., POZZIL, L., IENNE, P., AND MICHELI, G. D. 2003. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the 14th International Conference on Application-Specific Systems, Architectures and Processors (ASAP'03). 108-118.
118. POTHINENI, N., KUMAR, A., AND PAUL, K. 2007. Application specific datapath extension with distributed i/o functional units. In Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference (VLSID'07). 551-558.
119. POZZI, L. 2000. Methodologies for the design of application-specific reconfigurable vliw processors. Ph.D. thesis, Politecnico di Milano, Milano, Italy.
120. POZZI, L. AND IENNE, P. 2005. Exploiting pipelining to relax register-file port constraints of instruction-set extensions. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES'05). 2-10. (Pubitemid 41802797)
121. POZZI, L., VULETIC, M., AND IENNE, P. 2001. Automatic topology-based identification of instruction-set extensions for embedded processors. Tech. rep. CS 01/377, EPFL, DI-LAP, Lausanne.
122. POZZI, L., VULETIC, M., AND IENNE, P. 2002. Automatic topology-based identification of instruction-set extensions for embedded processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'02).
123. POZZI, L., ATASU, K., AND IENNE, P. 2006a. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans. Comput.-Aid. Desi. Integra. Circ. Syst. 25, 7, 1209-1229. (Pubitemid 43824517)
124. POZZI, L., ATASU, K., AND IENNE, P. 2006b. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans. Comput.-Aid. Des. Integra. Circ. Syst. 25, 7, 1209-1229. (Pubitemid 43824517)
125. RABAEY, J. 1997. Reconfigurable processing: The solution to low-power programmable dsp. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP'97). vol. 1.
126. RADUNOVIC, B. AND MILUTINOVIC, V. M. 1998. A survey of reconfigurable computing architectures. In Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm (FPL'98). Springer, 376-385. (Pubitemid 128125234)
127. RAZDAN, R., BRACE, K. S., AND SMITH, M. D. 1994. PRISC software acceleration techniques. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer & Processors (ICCS'94). 145-149.
128. RAZDAN, R. AND SMITH, M. D. 1994. A high-performance microarchitecture with hardware-programmable functional units. In Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO'27). 172-180.
129. RUPP, C. R., LANDGUTH, M., GARVERICK, T., GOMERSALL, E., HOLT, H., ARNOLD, J. M., AND GOKHALE, M. 1998. The napa adaptive processing architecture. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'98).
130. SANG, S., LI, X., AND YE, Y. 2005. Automatic instruction generation for application specific co-processor. In 6th International Conference On ASIC (ASICON'05). 934-938.
131. SCHARWAECHTER, H., YOUN, J. M., LEUPERS, R., PAEK, Y., ASCHEID, G., AND MEYR, H. 2007. A codegenerator generator for multi-output instructions. In Proceedings of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'07). 131-136.
132. SETO, K. AND FUJITA, M. 2008. Custom instruction generation with high-level synthesis. In Proceedings of the 2008 Symposium on Application Specific Processors (SASP). Anaheim, California, 14-19.
133. SREENIVASA RAO, D. AND KURDAHI, F. J. 1992. Partitioning by regularity extraction. In Proceedings of the 29th ACM/IEEE Conference on Design Automation (DAC'92). 235-238. (Pubitemid 23610514)
134. SREENIVASA RAO, D. AND KURDAHI, F. J. 1993a. Hierarchical design space exploration for a class of digital systems. IEEE Trans. Very Large Scale Integra. (VLSI) Syst. 1, 3, 282-295.
135. SREENIVASA RAO, D. AND KURDAHI, F. J. 1993b. On clustering for maximal regularity extraction. IEEE Trans. Comput.-Aid. Des. 12, 8, 1198-1208.
136. STROZEK, L. AND BROOKS, D. 2006. Efficient architectures through application clustering and architectural heterogeneity. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'06). 190-200. (Pubitemid 47113107)
137. SUN, F., RAVI, S., RAGHUNATHAN, A., AND JHA, N. K. 2002. Synthesis of custom processors based on extensible platforms. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'02). 641-648.
138. SUN, F., RAVI, S., RAGHUNATHAN, A., AND JHA, N. K. 2003. A scalable application-specific processor synthesis methodology. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'03).
139. SUN, F., RAVI, S., RAGHUNATHAN, A., AND JHA, N. K. 2004. Custom-instruction synthesis for extensible processor platform. IEEE Trans. Comput.-Aid. Des. Integra. Circ. 23, 2, 216-228.
140. TODMAN, T., CONSTANTINIDES, G.,WILTON, S., MENCER, O., LUK, W., AND CHEUNG, P. 2005. Reconfigurable computing: Architectures and design methods. IEE Proc. - Comput. Digital Tech. 152, 2, 193-207. (Pubitemid 40718625)
141. VAN PRAET, J., GOOSSENS, G., LANNEER, D., AND DE MAN, H. 1994. Instruction set definition and instruction selection for asips. In Proceedings of the 7th International Symposium on High-level Synthesis (ISSS'94). 11-16.
142. VASSILIADIS, S. AND SOUDRIS, D., Eds. 2007. Fine- and Coarse-Grain Reconfigurable Computing. Springer.
143. VASSILIADIS, S., WONG, S., AND COTOFANA, S. 2001. The molen μ-coded processor. In Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL'01). Springer- Verlag, London, UK, 275-285.
144. VASSILIADIS, S., WONG, S., GAYDADJIEV, G., BERTELS, K., KUZMANOV, G., AND MOSCU PANAINTE, E. 2004. The molen polymorphic processor. IEEE Trans. Comput. 53, 11, 1363-1375.
145. VASSILIADIS, N., KAVVADIAS, N., THEODORIDIS, G., AND NIKOLAIDIS, S. 2006. A risc architecture extended by an efficient tightly coupled reconfigurable unit. Inte. J. Electron. 93, 6, 421-438. (Pubitemid 43852904)
146. VASSILIADIS, N., THEODORIDIS, G., AND NIKOLAIDIS, S. 2007. Enhancing a reconfigurable instruction set processor with partial predication and virtual opcode support. In Proceedings of the 2nd International Workshop on Applied Reconfigurable Computing (ARC'06). Lecture Notes in Computer Science, vol. 3985. Springer, 217-229. (Pubitemid 44448057)
147. VERMA, A. K., ATASU, K., VULETIC, M., POZZI, L., AND IENNE, P. Nov. 2002. Automatic applicationspecific instruction-set extensions under microarchitectural constraints. In Proceedings of the 1st Workshop on Application Specific Processors (WASP-1).
148. VERMA, A. K., BRISK, P., AND IENNE, P. 2007. Rethinking custom ise identification: A new processoragnostic method. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'07). 125-134. (Pubitemid 351203995)
149. WANG, A., KILLIAN, E., MAYDAN, D., AND ROWEN, C. 2001. Hardware/software instruction set configurability for system-on-chip processors. In Proceedings of the 38th Conference on Design Automation (DAC'01). 184-188. (Pubitemid 32840948)
150. WAZLOWSKI, M., AGARWAL, L., LEE, T., SMITH, A., LAM, E., ATHANAS, P., SILVERMAN, H., AND GHOSH, S. 1993. Prism-ii compiler and architecture. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines. 9-16.
151. WIRTHLIN, M. J. AND HUTCHINGS, B. L. 1995. Disc: The dynamic instruction set computer. In Proceedings of the International Society of Optical Engineering SPIE. Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing. vol. 2607. 92-103.
152. WITTIG, R. AND CHOW, P. 1996. OneChip: An FPGA processor with reconfigurable logic. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 126-135.
153. WITTIG, R. D. 1995. Onechip: An fpga processor with reconfigurable logic. M.S. thesis, Department of Electrical and Computer Engineering, University of Toronto.
154. WOLINSKI, C. AND KUCHCINSKI, K. 2007. Identification of application specific instructions based on subgraph isomorphism constraints. In Proceedings of the IEEE International Application -specific Systems, Architectures and Processors. 328-333.
155. WOLINSKI, C. AND KUCHCINSKI, K. 2008. Automatic selection of application-specific reconfigurable processor extensions. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'08). 1214-1219.
156. WONG, S., VASSILIADIS, S., AND COTOFANA, S. 2007. Instruction set extension generation with considering physical constraints. In Proceedings of the International Conference on High Performance Embedded Architectures and Compilers. 291-305.
157. YE, Z. A., MOSHOVOS, A., HAUCK, S., AND BANERJEE, P. 2000. CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In ACM SIGARCH Comput. Archit. News (Special Issue: Proceedings of the 27th annual international symposium on Computer architecture ISCA), 225-235.
158. YU, P. AND MITRA, T. 2004. Scalable custom instructions identification for instruction-set extensible processors. In Proceedings of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'04). 69-78. (Pubitemid 41802768)
159. YU, P. AND MITRA, T. 2005. Satisfying real-time constraints with custom instructions. In Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05). 166-171. (Pubitemid 41551304)
160. YU, P. AND MITRA, T. 2007. Disjoint pattern enumeration for custom instructions identification. In Proceedings of the 17th IEEE International Conference on Field Programmable Logic and Applications (FPL'07). Amsterdam, The Netherlands.
161. ZHAO, K., BIAN, J., DONG, S., SONG, Y., AND GOTO, S. 2008. Fast custom instruction identification algorithm based on basic convex pattern model for supporting asip automated design. IEICE Trans. Fundam. Electron. Comm. Comput. Sci. E91-A, 6, 1478-1487.