Efficient instruction encoding for automatic instruction set design of configurable ASIPs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 649-654

  Lee, Jong Eun ^a   Choi, Kiyoung ^b   Dutt, Nikil ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SET INSTRUCTION PROCESSORS; AUTOMATIC INSTRUCTION SET DESIGN; INSTRUCTION CODING; INSTRUCTION SET SYNTHESIS;

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; ELECTRIC NETWORK SYNTHESIS; ENCODING (SYMBOLS); INTEGER PROGRAMMING; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; REDUCED INSTRUCTION SET COMPUTING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036907217     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774668     Document Type: Conference Paper

References (15)

1. R. Gonzalez, "Xtensa: A configurable and extensible processor," IEEE Micro, 2000.
2. Tensilica Inc., http://www.tensilica.com/.
3. ARC Cores Inc., http://www.arc.com/.
4. A. Cataldo, "Compiler that converts C-code to processor gates advances," EE Times, Oct. 23, 2001, http://www.eet.com/story/OEG20011023S0028.
5. Y. Zhao et al., "Matching architecture to application via configurable processors," In Proc. ICCD 2001.
6. M. Arnold and H. Corporaal, "Designing domain-specific processors," In Proc. Codesign Symposium 2001.
7. A. Alomary et al., "PEAS-I: A hardware/software co-design system for ASIPs," In Proc. EURO-DAC 1993.
8. J. Van Praet et al., "Instruction set definition and instruction selection for ASIPs," In Proc. HLS Symposium 1994.
9. H. Choi et al., "Synthesis of application specific instructions for embedded DSP software," IEEE Trans. on Computers, 1999.
10. I.-J. Huang and A. Despain, "Synthesis of application specific instruction sets," IEEE Trans. on CAD, 1995.
11. D. Gajski, High-Level Synthesis, Kluwer Academic Publishers, 1992.
12. SH-3/SH-3E/SH3-DSP Programming Manual, Hitachi, Ltd., 2000, available at http://www.hitachi-eu.com/hel/ecg/products/micro/pdf/sh7700p.pdf.
13. J. Lee et al., "Automatic instruction set design through efficient instruction encoding for application-specific processors," Tech. Report, #02-23, CECS, UC Irvine.
14. EXPRESS Retargetable Compiler, Univ. of California, Irvine, Project website http://www.cecs.uci.edu/~aces/.
15. lp_solve, Version 3.2, available at ftp://ftp.ics.ele.tue.nl/pub/lp_solve/.