Fast custom instruction identification algorithm based on basic convex pattern model for supporting asip automated design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E91-A, Issue 6, 2008, Pages 1478-1487

  Zhao, Kang ^a   Bian, Jinian ^a   Dong, Sheqin ^a   Song, Yang ^b   Goto, Satoshi ^b  

^a TSINGHUA UNIVERSITY   (China)

^b WASEDA UNIVERSITY   (Japan)

Author keywords

Application specific instruction set processor (ASIP); Basic convex pattern (BCP); Custom instruction identification; System on a chip (SoC)

Indexed keywords

COMPUTATIONAL COMPLEXITY; MATRIX ALGEBRA; PROGRAM PROCESSORS; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS;

APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR; BASIC CONVEX PATTERN (BCP); BIT PARALLEL SYSTOLIC MULTIPLIER; CUSTOM INSTRUCTION; MONTGOMERY MULTIPLICATION ALGORITHMS; MONTGOMERY MULTIPLIERS; PROPOSED ARCHITECTURES; SYSTEM ON A CHIP;

INTEGRATED CIRCUIT DESIGN;

EID: 78049345748     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e91-a.6.1478     Document Type: Article

References (18)

1. M.K. Jain, M. Balakrishnan, and A. Kumar, "ASIP design methodologies: Survey and issues," Proc. 14th International Conference on VLSI Design, pp. 76-81, Bangalore, Jan. 2001.
2. Y. Pan and T. Mitra, "Scalable custom instructions identification for instruction-set extensible processors," Proc. Conference on Compiler, Architectures and Synthesis for Embedded Systems, pp. 69-78, Washington DC, 2004.
3. Tensilica Inc., www.tensilica.com
4. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application specific instruction-set extensions under microarchitectural constraints," Proc. 40th Design Automation Conference (DAC), pp. 256-261, Anaheim, 2003.
5. L. Pozzi, K. Atasu, and P. Ienne, "Exact and approximate algorithms for the extension of embedded processor instruction sets," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.25, no.7, pp. 1209-1229, 2006.
6. X. Chen, D.L. Maskell, and Y. Sun, "Fast identification of custom instructions for extensible processors," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.26, no.2, pp. 359-368, 2007.
7. D. Goodwin and D. Petkov, "Automatic generation of application specific processors," Proc. Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 137-147, San Jose, 2003.
8. M. Arnold, Instruction set extensions for embedded processors, Ph D Thesis, Delft University of Technology, 2001.
9. F. Sun, S. Ravi, A. Raghunathan, and N.K. Jha, "Synthesis of custom processors based on extensi-ble platforms," IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 641-648, 2002.
10. N. Clark, H. Zhong, and S. Mahlke, "Processor acceleration through automated instruction set customization," Proc. 36th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 129-140, 2003.
11. J. Cong, Y. Fan, G. Han, and Z. Zhang, "Application-specific instruction generation for configurable processor architectures," Proc. ACM/SIGDA 12th Int. Symp. Field Programmable Gate Arrays, pp. 183-189, Monterey, 2004.
12. F. Sun, S. Ravi, A. Raghunathan, and N.K. Jha, "Custominstruction synthesis for extensi-ble-processor platforms," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.23, no.2, pp. 216-228, 2004.
13. T.R. Halfhill, "Tensilica's software makes hardware," Microprocessor Report, June 23, 2003.
14. R. Dimond, O. Mencer, and W. Luk, "CUSTARD-A customisable threaded FPGA soft processor and tools," Proc. International Conference on Field Programmable Logic and Applications, pp. 1- 6, Finland, 2005.
15. R. Dimond, O. Mencer, and W. Luk, "Application-specific customisation of multi-threaded soft processors," IEE Proc. Computers and Digital Techniques, vol.153, no.3, pp. 173-180, 2006.
16. H. 264 JM reference, http://iphome.hhi.de/suehring/tml/.
17. Xiph Test Media, http://media.xiph.org/video/derf/.
18. R.P. Dick, DR. Rhodes, and W.H. Wolf, "TGFF: Task graphs for free," Proc. 6th International Workshop on Hardware/Software Codesign, pp. 97-101, Seattle, 1998.