Battery aware instruction generation for embedded processors

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 553-556

  Cheungt, Newton ^a   Parameswarant, Sri ^a,b   Henkel, Jörg ^c  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b CSIRO   (Australia)

^c UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR; AUTOMATIC TOOLS; BATTERY-AWARE; CODE SEGMENTS; DESIGN CONSTRAINTS; DISCHARGE CURRENTS; EMBEDDED PROCESSORS; GENERATION TOOLS; LARGE GROUPS; MULTIPLE INSTRUCTIONS; REAL-WORLD APPLICATION; TOOLSUITE;

DIGITAL SIGNAL PROCESSORS; ENERGY UTILIZATION; SYSTEMS ANALYSIS;

COMPUTER AIDED DESIGN;

EID: 84861429994     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (24)

1. Arctangent processor. ARC, Inc. (http://www.arc.com).
2. Asip-meistcr. (http://www.eda-mcister.org/asip-mcistcr/)
3. Dcsign compiler. Synopsys, Inc. (http://www.synopays.com)
4. Jazz dsp. Improv Systems, Inc. (http://www.improvsys.com).
5. Lisatuk. CoWare, Inc. (http://www.coware.com).
6. Xtensa processor. Tensilica, Inc. (http://www-tensilica.com).
7. K. Atasu et al. Automatic application-specific instruction-set extensions under microarchitectural constraints. In DAC, 2003.
8. P. Biswas, V. Chodhary, "K. Atasu. et al. Introduction of local memory elements in instruction yet extensions. In DAC, 2004.
9. P Brisk, A Japlan, and M. Sarrafzadeh. Area-efficient instruction set synthesis for reconTigurable system-on-chip designs. In DAC. 2004.
10. N. Cheung, S- Paramoswaran, and J. Henkcl. inside: Instruction sc-lcction/ideriification & design exploration for extensible processors. In ICCAD, 2003
11. H Choi et al. Synthesis of application specific instructions for embedded dsp software. In IEEE Trans. Computers, 1999
12. N. Clark, H. Zhong, and S. Mahlkc. Processor acceleration through automated instruction set customization. In Micro, 2003.
13. J. Congj Y. Fan, ct al. Applicatiun-spccific instruction generation for configurable processor architectures. In FPGA, 2004.
14. D. Goodwin and D. Petkov. Automatically generating custom instruction set extensions. In Compilers Architectrue and Synthesis for Embedded Systcmsi 2003.
15. J. Hcnkel. Closing the soc design, gap. In IEEE Computer Magazine. vol.36, Iss.9, pp 119-121, 2003.
16. I. Huang and A- Despain. Synthesis of application specific instruction sets. In IEEE Tran. on Computer Aid Design, 1995.
17. K. Keutzer, S. Malik, and A. R- Newton. From asic to asip; The next design discontinuity. In ICCD, 2002.
18. K. Lahiri et al Battery-driven system design: A new frontier in low power design. In ASP-DAC/VLSL 2002.
19. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communica-tona systems. In Int. Symp. on Microarciiitccture, 1997.
20. H. D. Linden. Handbook of Batteries. McGraw-Hill. 1995.
21. D. A. Patterson and J. L. Hcnnessy. Computer Architecture: A Quantivtative Approach. Morgan Kaufmann Publishers, 1989.
22. M.'Pedram and Q. Wu. Battery-powered digital cmos design. In IEEE. Tran on VLSI, 2002.
23. F. Sun,. A. Raghunathan, S. Ravi, and N. K. Jha. A scalable application specific processor synthesis methodology. In ICCAD, 2003.
24. F. Sun, S. Ravi. A. Raghunathan. and N. Jha. Custom-instruction synthesis for extensible-processor platforms. In IEEE Tran. on Com puter Aid Design, 2004.