The MorphoSys parallel reconfigurable system

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1685 LNCS, Issue , 1999, Pages 727-734

  Lu, Guangming ^a   Singh, Hartej ^a   Lee, Ming Hau ^a   Bagherzadeh, Nader ^a   Kurdahi, Fadi ^a   Filho, Eliseu M C ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b FEDERAL UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL PROCESSING SYSTEMS; SYSTEM-ON-CHIP;

APPLICATION-SPECIFIC SYSTEMS; COARSE-GRAIN RECONFIGURABLE; DIFFERENT CLASS; GENERAL-PURPOSE SYSTEMS; PARALLEL SYSTEM; PERFORMANCE ENHANCEMENTS; PERFORMANCE LEVEL; RECONFIGURABLE SYSTEMS;

REDUCED INSTRUCTION SET COMPUTING;

EID: 84878663553     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-48311-x_102     Document Type: Conference Paper

References (8)

1. W. H. Mangione-Smith et al., Seeking Solutions in Configurable Computing, IEEE Computer, Dec. 1997, pp. 38-43. (Pubitemid 127551456)
2. W-H Chen, C. H. Smith, S. C. Fralick, A Fast Computational Algorithm for the Discrete Cosine Transform, IEEE Trans. on Communications, Vol. 25, No. 9, Sept. 1997, pp. 1004-1009.
3. App. Notes for Pentium MMX, http://developer.intel.com/drg/mmx/appnotes.
4. T. Miyamori, K. Olukotun, A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, Proc. of the IEEE Symposium on Field Programmable Custom Computing Machines, 1998.
5. T. Arai et al., V830R/AV: Embedded Multimedia Superscalar RISC Processor, IEEE Micro, Mar./Apr. 1998, pp. 36-47. (Pubitemid 128580447)
6. F. Bonimini et al., Implementing an MPEG2 Video Decoder Based on TMS320C80 MVP, SPRA 332, Texas Instruments, Sept. 1996.
7. B. Schneier, Applied Cryptography, John Wiley, New York, NY, 1996.
8. S. Salomao, V. Alves, E. C. Filho, HiPCrypto: A High Performance VLSI Cryptographic Chip, Proc. of the 1998 IEEE ASIC Conference, pp. 7-13.