Instruction set synthesis with efficient instruction encoding for configurable processors

ACM Transactions on Design Automation of Electronic Systems

Volumn 12, Issue 1, 2007, Pages

  Lee, Jong Eun ^a,d   Choi, Kiyoung ^b   Dutt, Nikil D ^c  

^a SAMSUNG Electronics   (South Korea)

^b Seoul National University   (South Korea)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d Seoul National University   (South Korea)

Author keywords

Application specific instruction set processor (ASIP); Bitwidth economical; Configurable processor; Instruction encoding; ISA customization and specialization

Indexed keywords

EID: 33846950858     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1217088.1217096     Document Type: Article

References (33)

1. ALOMARY, A., NAKATO, T., HONMA, Y., SATO, J., HIKICHI, N., AND IMAI, M. 1993. PEAS-I: A hardware/software co-design system for ASIPs. In Proceedings of EURO-DAC. 2-7.
2. ARC. ARC International, http://www.arc.com.
3. ARNOLD, M. AND CORPORAAL, H. 2001. Designing domain-specific processors. In Proceedings of the International Workshop on Hardware / Software Co-Design (CODES). 61-66.
4. AO, Y. AND YASUURA, H. 2001. A system-level energy minimization approach using datapath width optimization. In Proceedings of ISLPED. 231-236.
5. HOI, H., KIM, J.-S., YOON, C.-W., PARK, I.-C., HWANG, S., AND KYUNG, C.-M. 1999. Synthesis of application specific instructions for embedded DSP software. IEEE Trans. Comput., 603-614.
6. HOI, J., JEON, J., AND CHOI, K. 2000. Power minimization of functional units by partially guarded computation. In Proceedings of the ISLPED. 131-136.
7. LARK, N., ZHONG, H., AND MAHLKE, S. 2003. Processor acceleration through automated instruction set customization. In Proceedings of the International Symposium on Microarchitecture (MICRO- 36). 129-140.
8. OVER, T. M. AND THOMAS, J. A. 1991. Elements of Information Theory. Wiley, New York.
9. EXPRESS. EXPRESS Retargetable Compiler, http://www.cecs.uci.edu/~express/. University of California, Irvine.
10. FISHER, J. 1999. Customized instruction-sets for embedded processors. In Proceedings of DAC. 253-257.
11. GAJSKI, D., DUTT, N., Wu, A., AND LIN, S. 1992. High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers.
12. GCC. GNU Compiler Collection, http://gcc.gnu.org/.
13. GONZALEZ, R. 2000. Xtensa: A configurable and extensible processor. IEEE Micro, 60-70.
14. GOUDGE, L. AND SEGARS, S. 1996. Thumb: Reducing the cost of 32-bit rise performance in portable and consumer applications. In Digest of Papers, COMPCON. IEEE Computer Society Press, Los Alamitos, CA, 176-181.
15. HALAMBI, A., SHRIVASTAVA, A., BISWAS, P., DUTT, N., AND NICOLAU, A. 2002a. A design space exploration framework for reduced bit-width instruction set architecture (rISA) design. In Proceedings of ISSS. 120-125.
16. HALAMBI, A., SHRIVASTAVA, A., BISWAS, P., DUTT, N., AND NICOLAU, A. 2002b. An efficient compiler technique for code size reduction using reduced bit-width ISAs. In Proceedings of DATE. 402-408.
17. HALAMBI, A., SHRIVASTAVA, A., DUTT, N., AND NICOLAU, A. 2001. A customizable compiler framework for embedded systems. In SCOPES.
18. HOLMER, B. K. 1993. Automatic design of computer instruction sets. Ph.D. dissertation, Univ. California, Berkeley, CA.
19. HUANG, I.-J. AND DESPAIN, A. 1995. Synthesis of application specific instruction sets. IEEE Trans. on CAD, 663-675.
20. KISSELL, K. 1997. MIPS 16: High-density MIPS for the embedded market. Tech. Rep., Silicon Graphics MIPS Group, Mt. View, CA.
21. KWON, Y.-J., MA, X., AND LEE, H. 1999. PARE: Instruction set architecture for efficient code size reduction. IEEE Elect. Lett., 2098-2099.
22. EE, J.-E., CHOI, K., AND DUTT, N. 2002. Efficient instruction encoding for automatic instruction set design of configurable ASIPs. In Proceedings of ICCAD. 649-654.
23. EUPERS, R. AND MARWEDEL, P. 2001. Retargetable Compiler Technology for Embedded Systems. Kluwer Academic Publishers.
24. lp_solve. lp_solve, version 3.2. ftp://ftp.ics.ele.tue.nl/pub/ lp_solve/.
25. IZUNO, A., KOHNO, K., OHYAMA, R., TOKUYOSHI, T., UETANI, H., EICHEL, H., MIYAMORI, T., MATSUMOTO, N., AND MATSUI, M. 2002. Design methodology and system for a configurable media embedded processor extensible to VLIW architecture. In Proceedings of ICCD. 2-7.
26. ONION, F., NICOLAU, A., AND DUTT, N. 1995. Incorporating compiler feedback into the design of ASIPs. In Proceedings of ED&TC. 508-513.
27. PATTERSON, D. AND HENNESSY, J. 1997. Computer Organization and Design: The Hardware / Software Interface, 2nd ed. Morgan Kaufmann Publishers.
28. SH-3. SH- 3 / SH- 3E / SH3-DSP Programming Manual. http://www.superh.com. SuperH, Ltd.
29. SUN, P., RAVI, S., RAGHUNATHAN, A., AND JHA, N. 2002. Synthesis of custom processors based on extensible platforms. In Proceedings of ICCAD. 641-648.
30. TARGET COMPILER TECH. Target Compiler Technologies N.V. Leuven, Belgium. http://www.retarget.com.
31. TENSILICA. Tensilica, Inc. http://www.tensilica.com.
32. AN PRAET, J., GOOSSENS, G., LANNEER, D., AND DE MAN, H. 1994. Instruction set definition and instruction selection for ASIPs. In Proceedings of HLS Symposium. 11-16.
33. ZHAO, Y., MALIK, S., WANG, A., MOSKEWICZ, M., AND MADIGAN, C. 2001. Matching architecture to application via configurable processors: A case study with boolean satisfiability problem. In Proceedings of ICCD. 447-452.