A RISC architecture extended by an efficient tightly coupled reconfigurable unit

International Journal of Electronics

Volumn 93, Issue 6, 2006, Pages 421-438

  Vassiliadis, N ^a   Kavvadias, N ^a   Theodoridis, G ^a   Nikolaidis, S ^a  

^a ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

Author keywords

Coarse grain; RFU; RISP; Tightly coupled

Indexed keywords

BENCHMARKING; COMPUTATIONAL COMPLEXITY; EMBEDDED SYSTEMS; ESTIMATION; INFORMATION ANALYSIS;

COARSE-GRAIN; INSTRUCTION LEVEL PARALLELISM (ILP); RECONFIGURABLE FUNCTIONAL UNIT (RFU); RISP; TIGHTLY-COUPLED;

COMPUTER ARCHITECTURE;

EID: 33744960368     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207210600565127     Document Type: Conference Paper

References (16)

1. C. Alippi, W. Fornaciari, L. Pozzi and M. Sami "A DAG-based design approach for reconfigurable VLIW processors", IEEE International Conference on Design and Test in Europe, Munich, Germany, pp. 778-780, 1999.
2. F. Barat and R. Lauwereins, "Reconfigurable instruction set processors: a survey", IEEE International Workshop on Rapid System Prototyping, June 21-23, Paris, France, pp. 168-173, 2000.
3. L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, R. Zafalon, "A power modeling and estimation framework for VLIW-based embedded systems", Proceedings of Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS, September 2001, Yverdon-les-bains, Switzerland, pp. 2.3.1-2.3.10, 2001.
4. T.J. Callahan, J.R. Hauser and J. Wawrzynek, "The Garp Architecture and C Compiler", IEEE Computer, 33, pp. 62-69, 2000.
5. A. DeHon and J. Wawrzynek, "Reconfigurable computing: what, why, and implications for design automation", DAC, June 21-25, 1999, New Orleans, LA, USA, pp. 610-615, 1999.
6. P. Foggia, "The VFLib Graph matching library". Available online at: http://amalfi.dis.unina.it/graph/db/vflib-2.0
7. M.B. Gokhale and J.M. Stone, "NAPA C: compiling for a hybrid RISC/FPGA architecture", IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), p. 126, 1998.
8. S.C. Goldstein, H. Schmit, M. Moe, M Budin, S. Cadambi, R.R. Taylor and R. Laufer, "Piperench: a coprocessor for streaming multimedia acceleration", 26th Annual Int. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, GA, USA, pp. 28-39, 1999.
9. J. Hennessy and D. Patterson, Computer Architecture: A quantitative approach, Morgan Kaufmann, San Mateo, CA, USA, 1991.
10. N. Kavvadias and S. Nikolaidis, "Automated instruction-set extension of embedded processors with application to MPEG-4 video encoding", IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), July 23-25, 2005, Samos, Greece, pp. 140-145, 2005.
11. A. La Rosa, L. Lavagno and C. Passerone, "Software development for high-performance, reconfigurable, embedded multimedia systems", IEEE Design and Test of Computers, 22, pp. 28-38, 2005.
12. T. Miyamori and K. Olukotun, "REMARC: reconfigurable multimedia array co-processor", IEICE Trans. Information Systems, E82-D, pp. 389-397, 1999.
13. R. Razdan and M.D. Smith, "A high-performance microarchitecture with hardware-programmable functional units" 27th Annual Int. Symposium on Microarchitecture (MICRO 27), November 30-December 2, 1994, San Jose, CA, USA, pp. 172-180, 1994.
14. M.D. Smith and G. Holloway, "An introduction to machine SUIF and its portable libraries for analysis and optimization", Technical report, 2.02.07.15 edition, Division of Engineering and Applied Sciences, Harvard University, USA, 2002.
15. S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov and E. Moscu Panainte, "The MOLEN polymorphic processor", IEEE Transactions on Computers, 53, pp. 1363-1375, 2004.
16. Z.A. Ye, N. Shenoy, S. Hauck and P. Banerjee, "A C compiler for a processor with a reconfigurable functional unit", Int. Symposium on Field Programmable Gate Arrays (FPGA), February 10-11, Monterey, CA, USA, pp. 95-100, 2000.