Satisfying real-time constraints with custom instructions

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 166-171

  Yu, Pan ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Customizable processors; Instruction set extensions; Real time systems; Worst case execution time

Indexed keywords

CONSTRAINT THEORY; EMBEDDED SYSTEMS; HEURISTIC METHODS; INTEGER PROGRAMMING; PROBLEM SOLVING; REAL TIME SYSTEMS;

CUSTOMIZABLE PROCESSORS; INSTRUCTION-SET EXTENSIONS; INTEGER LINEAR PROGRAMMING (ILP); WORST-CASE EXECUTION TIME;

MICROPROCESSOR CHIPS;

EID: 27644590802     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084879     Document Type: Conference Paper

References (23)

1. Altera. Nios embedded processor, 2003.
2. M. Arnold and H. Corporaal. Designing domain-specific processors. In CODES, 2001.
3. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In DAC, 2003.
4. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2), 2002.
5. N. Cheung, S. Parameswaran, and J. Henkel. Inside: Instruction selection/identification & design exploration for extensible processors. In IC CAD, 2002.
6. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In MICRO, 2003.
7. J. Cong et al. Application-specific instruction generation for configurable processor architectures. In FPGA, 2004.
8. P. Faraboschi et al. Lx: A technology platform for customizable VLIW embedded processing. In ISCA, 2000.
9. R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2), 2000.
10. M. R. Guthaus et al. Mibench: A free, commercially representative embedded benchmark suite. In IEEE Annual Workshop on Workload Characterization, 2001.
11. R. Kastner et al. Instruction generation for hybrid reconfigurable systems. ACM TODAES, 7(4), 2002.
12. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems. In MICRO, 1997.
13. J. Lee, K. Choi, and N. Dutt. Efficient instruction encoding for automatic instruction set design of configurable asips. In ICCAD, 2002.
14. S. Lee et al. A flexible tradeoff between code size and WCET using a dual instruction set processor. In SCOPES, 2004.
15. C. Y. Park and A. C. Shaw. Experiments with a program timing tool based on source-level timing schema. IEEE Computer, 24(5), 1991.
16. G. Pospischil et al. Developing real-time tasks with predictable timing. IEEE Software, 9(5), 1992.
17. F. Stappert. WCET benchmarks. Available from http://www.c-lab.de/home/en/ download.html.
18. Stretch. S5000 software-configurable processors, 2004.
19. F. Sun, S. Ravi, A. Raghunathan, and N.K. Jha. Custom-instruction synthesis for extensible-processor platforms. IEEE TCAD, 23(2), 2004.
20. P. Yu and T. Mitra. Characterizing embedded applications for instruction-set extensible processors. In DAC, 2004.
21. P. Yu and T. Mitra. Scalable custom instruction identification for instruction-set extensible processors. In CASES, 2004.
22. W. Zhao et al. Tuning the WCET of embedded applications. In RTAS, 2004.
23. W. Zhao et al. WCET code positioning. In RTSS, 2004.