Automatic identification of application-specific functional units with architecturally visible storage

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Biswas, Partha ^a   Dutt, Nikil ^a   Ienne, Paolo ^b   Pozzi, Laura ^c  

^a Ringgold Standard Institution Informatics   (United States)

^b EPFL   (Switzerland)

^c UNIVERSITY OF LUGANO   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER ARCHITECTURE; SOFTWARE ENGINEERING; STORAGE ALLOCATION (COMPUTER); SYSTEMS ANALYSIS; TELECOMMUNICATION TRAFFIC;

APPLICATION-SPECIFIC FUNCTIONAL UNITS (AFU); INSTRUCTION SET EXTENSIONS (ISE); MEMORY TRAFFIC;

MICROPROCESSOR CHIPS;

EID: 34047097444     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244088     Document Type: Conference Paper

References (20)

1. K. Atasu, L. Pozzi and P. Ienne. Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints. In Proc. of DAC, 2003.
2. L. Pozzi, K. Atasu, and P. Ienne. Optimal and Approximate Algorithms for the Extension of Embedded Processor Instruction Sets. To appear in IEEE TCAD.
3. J. Cong, Y. Fan, O. Han, and Z. Zhang. Application-specific instruction generation for configurable processor architectures. In Proc. of FPGA, 2004.
4. P. Biswas, V. Choudhary, K. Atasu, L. Pozzi, P. Ienne and N. Dutt. Introduction of Local Memory Elements in Instruction Set Extensions. In Proc. of DAC, 2004.
5. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi and P. Ienne. ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement. In Proc. of DATE, 2005.
6. N. Clark, H. Zhong and S. Mahlke. Processor Acceleration through Automated Instruction Set Customization. In Proc. of MICRO, 2003.
7. F. Sun, S. Ravi, A. Raghunathan and N. K. Jha. Synthesis of Custom Processors based on Extensible Platforms. In Proc. of ICCAD, 2002.
8. T. Callahan and J. Wawrzynek. Adapting Software Pipelining for Reconfigurable Computing. In Proc. of CASES, 2000.
9. A. Wang, E. Killian, D. Maydan and C. Rowen. Hardware/Software Instruction Set Configurability for System-on-chip Processors. In Proc. of DAC, 2001.
10. R. Razdan and M. D. Smith. A High-performance Microarchitecture with Hardware-programmable Functional Units. In Proc. of MICRO, 1994.
11. Z. A. Ye, A. Moshovos, S. Hauck and P. Banerjee. CHIMAERA: A High-performance Architecture with a Tightly-coupled Reconfigurable Functional Unit. In Proc. of ISCA, 2000.
12. S. Steinke, L. Wehmeyer, B.S. Lee and P. Marwedel. Assigning Program and Data Objects to Scratchpad for Energy Reduction. In Proc. of DATE, 2002.
13. L. Benini, A. Macii, E. Macii, M. Poncino. Synthesis of Application-Specific Memory for Power Optimization in Embedded Systems. In Proc. of DAC, 2000.
14. R. Schreiber, S. Aditya, S. Mahlke, V. Kathail et al. PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators. Journal of VLSI Signal Processing Systems archive, Volume 31, Issue 2, pages 127-142, 2002.
15. K. D. Cooper and J. Lu. Register Promotion in C Programs. In Proc. of PLDI, 1997.
16. D. M. Gallagher. Memory Disambiguation to Facilitate Instruction-Level Parallelism Compilation. PhD Thesis, University of Illinois, Urbana-Champaign, 1995.
17. S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, 1997.
18. Machine SUIF. http://www.eecs.harvard.edu/hube/software/software.html.
19. The SimpleScalar Tool Set, Version 2.0. Computer Architecture News, pp. 13-25, 1997.
20. The EEMBC TeleBench™, Version 1.1. http://www.eembo.org/benchmark/ telecom.asp.