-
1
-
-
0042635850
-
Automatic application-specific instruction-set extensions under microarchitectural constraints
-
June
-
K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In 40th Design Automation Conference, June 2003.
-
(2003)
40th Design Automation Conference
-
-
Atasu, K.1
Pozzi, L.2
Ienne, P.3
-
2
-
-
0027561268
-
Processor reconfiguration through instruction set metamorphosis
-
P. M. Athanas and H. S. Silverman. Processor reconfiguration through instruction set metamorphosis. IEEE Computer, 11(18), 1993.
-
(1993)
IEEE Computer
, vol.11
, Issue.18
-
-
Athanas, P.M.1
Silverman, H.S.2
-
3
-
-
0036469652
-
SimpleScalar: An infrastructure for computer system modeling
-
Feb.
-
T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Transactions on Computers, 35(2):59-67, Feb. 2002.
-
(2002)
IEEE Transactions on Computers
, vol.35
, Issue.2
, pp. 59-67
-
-
Austin, T.1
Larson, E.2
Ernst, D.3
-
5
-
-
77952993550
-
Instruction generation and regularity extraction for reconfigurable processors
-
P. Brisk et al. Instruction generation and regularity extraction for reconfigurable processors. In CASES, pages 262-269, 2002.
-
(2002)
CASES
, pp. 262-269
-
-
Brisk, P.1
-
6
-
-
0035014659
-
The effect of reconfigurable units in superscalar processors
-
ACM Press
-
J. E. Carrillo and P. Chow. The effect of reconfigurable units in superscalar processors. In Proceedings of the 2001 ACM/SIGDA FPGA, pages 141-150. ACM Press, 2001.
-
(2001)
Proceedings of the 2001 ACM/SIGDA FPGA
, pp. 141-150
-
-
Carrillo, J.E.1
Chow, P.2
-
7
-
-
0034462661
-
Piperench implementation of the instruction path coprocessor
-
Dec.
-
Y. Chou, P. Pillai, H. Schmit, and J. P. Shen. Piperench implementation of the instruction path coprocessor. In Proc. 33rd Intl. Symposium on Microarchitecture, pages 147-158, Dec. 2000.
-
(2000)
Proc. 33rd Intl. Symposium on Microarchitecture
, pp. 147-158
-
-
Chou, Y.1
Pillai, P.2
Schmit, H.3
Shen, J.P.4
-
8
-
-
84944408934
-
Processor acceleration through automated instruction set customization
-
Dec.
-
N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In 36th Intl. Symposium on Microarchitecture, pages 129-140, Dec. 2003.
-
(2003)
36th Intl. Symposium on Microarchitecture
, pp. 129-140
-
-
Clark, N.1
Zhong, H.2
Mahlke, S.3
-
9
-
-
0037669859
-
Dise: A programmable macro engine for customizing applications
-
ACM Press
-
M. L. Corliss, E. C. Lewis, and A. Roth. Dise: a programmable macro engine for customizing applications. In Proceedings of the 30th ISCA, pages 362-373. ACM Press, 2003.
-
(2003)
Proceedings of the 30th ISCA
, pp. 362-373
-
-
Corliss, M.L.1
Lewis, E.C.2
Roth, A.3
-
10
-
-
84943385246
-
The transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges
-
Mar.
-
J. Dehnert et al. The transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proceedings of CGO, pages 15-24, Mar. 2003.
-
(2003)
Proceedings of CGO
, pp. 15-24
-
-
Dehnert, J.1
-
11
-
-
0035365369
-
Dynamic binary translation and optimization
-
June
-
K. Ebcioǧlu, E. Altman, M. Gschwind, and S. Sathaye. Dynamic binary translation and optimization. IEEE Transactions on Computers, 50(6), June 2001.
-
(2001)
IEEE Transactions on Computers
, vol.50
, Issue.6
-
-
Ebcioǧlu, K.1
Altman, E.2
Gschwind, M.3
Sathaye, S.4
-
12
-
-
0035694429
-
Performance characterization of a hardware mechanism for dynamic optimization
-
IEEE Computer Society
-
B. Fahs et al. Performance characterization of a hardware mechanism for dynamic optimization. In Proc. 34th Intl. Symposium on Microarchitecture, pages 16-27. IEEE Computer Society, 2001.
-
(2001)
Proc. 34th Intl. Symposium on Microarchitecture
, pp. 16-27
-
-
Fahs, B.1
-
13
-
-
0032312214
-
Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors
-
Dec.
-
D. Friendly, S. Patel, and Y. Patt. Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors. In Proc. 31st Intl. Symposium on Microarchitecture, pages 173-181, Dec. 1998.
-
(1998)
Proc. 31st Intl. Symposium on Microarchitecture
, pp. 173-181
-
-
Friendly, D.1
Patel, S.2
Patt, Y.3
-
14
-
-
3142779471
-
Automatic generation of application specific processors
-
D. Goodwin and D. Petkov. Automatic generation of application specific processors. In CASES, 2003.
-
(2003)
CASES
-
-
Goodwin, D.1
Petkov, D.2
-
16
-
-
84933441462
-
Synthesis of application specific instruction sets
-
June
-
I. Huang and A. M. Despain. Synthesis of Application Specific Instruction Sets. IEEE TCAD, 14(6), June 1995.
-
(1995)
IEEE TCAD
, vol.14
, Issue.6
-
-
Huang, I.1
Despain, A.M.2
-
17
-
-
0032762484
-
Instruction pre-processing in trace processors
-
IEEE Computer Society
-
Q. Jacobson and J. E. Smith. Instruction pre-processing in trace processors. In Proceedings of the The 5th HPCA, page 125. IEEE Computer Society, 1999.
-
(1999)
Proceedings of the the 5th HPCA
, pp. 125
-
-
Jacobson, Q.1
Smith, J.E.2
-
18
-
-
0027592731
-
The multiflow trace scheduling compiler
-
P. Lowney et al. The Multiflow Trace Scheduling compiler. The Journal of Supercomputing, 7(1-2):51-142, 1993.
-
(1993)
The Journal of Supercomputing
, vol.7
, Issue.1-2
, pp. 51-142
-
-
Lowney, P.1
-
19
-
-
84957660371
-
Morphosys: A reconfigurable processor trageted to high performance image application
-
G. Lu et al. Morphosys: A reconfigurable processor trageted to high performance image application. In Proceedings of the llth IPPS/SPDP'99 Workshop, pages 661-669, 1999.
-
(1999)
Proceedings of the Llth IPPS/SPDP'99 Workshop
, pp. 661-669
-
-
Lu, G.1
-
20
-
-
2442441006
-
A high performance 32-bit alu for programmable logic
-
ACM Press
-
P. Metzgen. A high performance 32-bit alu for programmable logic. In Proceeding of the 2004 ACM/SIGDA 12th FPGA, pages 61-70. ACM Press, 2004.
-
(2004)
Proceeding of the 2004 ACM/SIGDA 12th FPGA
, pp. 61-70
-
-
Metzgen, P.1
-
22
-
-
0035363244
-
rePLay: A hardware framework for dynamic optimization
-
S. J. Patel and S. S. Lumetta. rePLay: A Hardware Framework for Dynamic Optimization. IEEE Trans. Comput., 50(6):590-608, 2001.
-
(2001)
IEEE Trans. Comput.
, vol.50
, Issue.6
, pp. 590-608
-
-
Patel, S.J.1
Lumetta, S.S.2
-
23
-
-
27944510757
-
Automatic instruction set extension and utilization for embedded processors
-
June
-
A. Peymandoust et al. Automatic instruction set extension and utilization for embedded processors. In 14th ASAP, June 2003.
-
(2003)
14th ASAP
-
-
Peymandoust, A.1
-
24
-
-
0028384260
-
High-performance 3-1 interlock collapsing ALU's
-
J. Phillips and S. Vassiliadis. High-Performance 3-1 Interlock Collapsing ALU's. IEEE Trans. Comput., 43(3):257-268, 1994.
-
(1994)
IEEE Trans. Comput.
, vol.43
, Issue.3
, pp. 257-268
-
-
Phillips, J.1
Vassiliadis, S.2
-
25
-
-
0028768023
-
A high-performance microarchitecture with hardware-programmable function units
-
Dec.
-
R. Razdan and M. D. Smith. A High-Performance Microarchitecture with Hardware-Programmable Function Units. In Proc. 27th Intl. Symposium on Microarchitecture, pages 172-180, Dec. 1994.
-
(1994)
Proc. 27th Intl. Symposium on Microarchitecture
, pp. 172-180
-
-
Razdan, R.1
Smith, M.D.2
-
26
-
-
0030409867
-
The performance potential of data dependence speculation & collapsing
-
IEEE Computer Society
-
Y. Sazeides, S. Vassiliadis, and J. E. Smith. The performance potential of data dependence speculation & collapsing. In Proceedings of the 29th Micro, pages 238-247. IEEE Computer Society, 1996
-
(1996)
Proceedings of the 29th Micro
, pp. 238-247
-
-
Sazeides, Y.1
Vassiliadis, S.2
Smith, J.E.3
-
27
-
-
19644370828
-
Characterization of repeating dynamic code fragments
-
CHRC University of Illinois at Urbana-Champaign
-
F. Spadini, M. Fertig, and S. J. Patel. Characterization of repeating dynamic code fragments. Technical Report CHRC-02-09, CHRC University of Illinois at Urbana-Champaign, 2002.
-
(2002)
Technical Report
, vol.CHRC-02-09
-
-
Spadini, F.1
Fertig, M.2
Patel, S.J.3
-
28
-
-
0348128870
-
Synthesis of custom processors based on extensible platforms
-
Nov.
-
F. Sun et al. Synthesis of custom processors based on extensible platforms. In Intl. Conference on Computer Aided Design, Nov. 2002.
-
(2002)
Intl. Conference on Computer Aided Design
-
-
Sun, F.1
-
30
-
-
0033703884
-
Chimaera: A high-performance architecture with a tightly-coupled reconfigurable functional unit
-
ACM Press
-
Z. A. Ye et al. Chimaera: a high-performance architecture with a tightly-coupled reconfigurable functional unit. In Proceedings of the 27th ISCA, pages 225-235. ACM Press, 2000.
-
(2000)
Proceedings of the 27th ISCA
, pp. 225-235
-
-
Ye, Z.A.1
-
31
-
-
4644280001
-
From sequences of dependent instructions to functions: An approach for improving performance without ILP or speculation
-
S. Yehia and O. Temam. From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation. In Proceedings of the 31st ISCA, 2004.
-
(2004)
Proceedings of the 31st ISCA
-
-
Yehia, S.1
Temam, O.2
-
32
-
-
4444384247
-
Characterizing embedded applications for instruction-set extensible processors
-
June
-
P. Yu and T. Mitra. Characterizing Embedded Applications for Instruction-Set Extensible Processors. In 41st Design Automation Conference, June 2004.
-
(2004)
41st Design Automation Conference
-
-
Yu, P.1
Mitra, T.2
|