Application-specific processing on a general-purpose core via transparent instruction set customization

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 30-40

  Clark, Nathan ^a   Kudlur, Manjunath ^a   Park, Hyunchul ^a   Mahlke, Scott ^a   Flautner, Krisztián ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b ARM LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC INSTRUCTION SET; CONFIGURABLE COMPUTE ACCELERATOR (CCA); DATAFLOW GRAPHS (DFG); SUBGRAPHS;

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; DECODING; GRAPH THEORY; SHIFT REGISTERS;

PROGRAM PROCESSORS;

EID: 21644435314     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.5     Document Type: Conference Paper

References (32)

1. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In 40th Design Automation Conference, June 2003.
2. P. M. Athanas and H. S. Silverman. Processor reconfiguration through instruction set metamorphosis. IEEE Computer, 11(18), 1993.
3. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Transactions on Computers, 35(2):59-67, Feb. 2002.
4. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Proceedings of 2000 PLDI, pages 1-12, 2000.
5. P. Brisk et al. Instruction generation and regularity extraction for reconfigurable processors. In CASES, pages 262-269, 2002.
6. J. E. Carrillo and P. Chow. The effect of reconfigurable units in superscalar processors. In Proceedings of the 2001 ACM/SIGDA FPGA, pages 141-150. ACM Press, 2001.
7. Y. Chou, P. Pillai, H. Schmit, and J. P. Shen. Piperench implementation of the instruction path coprocessor. In Proc. 33rd Intl. Symposium on Microarchitecture, pages 147-158, Dec. 2000.
8. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In 36th Intl. Symposium on Microarchitecture, pages 129-140, Dec. 2003.
9. M. L. Corliss, E. C. Lewis, and A. Roth. Dise: a programmable macro engine for customizing applications. In Proceedings of the 30th ISCA, pages 362-373. ACM Press, 2003.
10. J. Dehnert et al. The transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proceedings of CGO, pages 15-24, Mar. 2003.
11. K. Ebcioǧlu, E. Altman, M. Gschwind, and S. Sathaye. Dynamic binary translation and optimization. IEEE Transactions on Computers, 50(6), June 2001.
12. B. Fahs et al. Performance characterization of a hardware mechanism for dynamic optimization. In Proc. 34th Intl. Symposium on Microarchitecture, pages 16-27. IEEE Computer Society, 2001.
13. D. Friendly, S. Patel, and Y. Patt. Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors. In Proc. 31st Intl. Symposium on Microarchitecture, pages 173-181, Dec. 1998.
14. D. Goodwin and D. Petkov. Automatic generation of application specific processors. In CASES, 2003.
15. J. R. Hauser and J. Wawrzynek. GARP: A MIPS processor with a reconfigurable coprocessor. In IEEE Symposium on FPGAs for Custom Computing Machines, Apr. 1997.
16. I. Huang and A. M. Despain. Synthesis of Application Specific Instruction Sets. IEEE TCAD, 14(6), June 1995.
17. Q. Jacobson and J. E. Smith. Instruction pre-processing in trace processors. In Proceedings of the The 5th HPCA, page 125. IEEE Computer Society, 1999.
18. P. Lowney et al. The Multiflow Trace Scheduling compiler. The Journal of Supercomputing, 7(1-2):51-142, 1993.
19. G. Lu et al. Morphosys: A reconfigurable processor trageted to high performance image application. In Proceedings of the llth IPPS/SPDP'99 Workshop, pages 661-669, 1999.
20. P. Metzgen. A high performance 32-bit alu for programmable logic. In Proceeding of the 2004 ACM/SIGDA 12th FPGA, pages 61-70. ACM Press, 2004.
21. T. Miyamori and K. Olukotun. A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications. In IEEE Symposium on FPGAs for Custom Computing Machines, pages 2-11, 1998.
22. S. J. Patel and S. S. Lumetta. rePLay: A Hardware Framework for Dynamic Optimization. IEEE Trans. Comput., 50(6):590-608, 2001.
23. A. Peymandoust et al. Automatic instruction set extension and utilization for embedded processors. In 14th ASAP, June 2003.
24. J. Phillips and S. Vassiliadis. High-Performance 3-1 Interlock Collapsing ALU's. IEEE Trans. Comput., 43(3):257-268, 1994.
25. R. Razdan and M. D. Smith. A High-Performance Microarchitecture with Hardware-Programmable Function Units. In Proc. 27th Intl. Symposium on Microarchitecture, pages 172-180, Dec. 1994.
26. Y. Sazeides, S. Vassiliadis, and J. E. Smith. The performance potential of data dependence speculation & collapsing. In Proceedings of the 29th Micro, pages 238-247. IEEE Computer Society, 1996
27. F. Spadini, M. Fertig, and S. J. Patel. Characterization of repeating dynamic code fragments. Technical Report CHRC-02-09, CHRC University of Illinois at Urbana-Champaign, 2002.
28. F. Sun et al. Synthesis of custom processors based on extensible platforms. In Intl. Conference on Computer Aided Design, Nov. 2002.
29. M. J. Wirthlin and B. L. Hutchings. DISC: The dynamic instruction set computer. In Field Programmable Gate Arrays for Fast Board Development and Reconfigurable Computing, pages 92-103, 1995.
30. Z. A. Ye et al. Chimaera: a high-performance architecture with a tightly-coupled reconfigurable functional unit. In Proceedings of the 27th ISCA, pages 225-235. ACM Press, 2000.
31. S. Yehia and O. Temam. From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation. In Proceedings of the 31st ISCA, 2004.
32. P. Yu and T. Mitra. Characterizing Embedded Applications for Instruction-Set Extensible Processors. In 41st Design Automation Conference, June 2004.