Custom instruction generation with high-level synthesis

2008 Symposium on Application Specific Processors, SASP 2008

Volumn , Issue , 2008, Pages 14-19

  Seto, Kenshu ^a   Fujita, Masahiro ^b  

^a TOKYO CITY UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC PROCESSORS; AREA REDUCTION; CUSTOM INSTRUCTION; HIGH-LEVEL SYNTHESIS; INSTRUCTION ENCODING; MULTIPLE INPUTS; MULTIPLE OUTPUTS; RESOURCE SHARING; SUB GRAPHS;

MIM DEVICES;

EID: 52349095007     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SASP.2008.4570780     Document Type: Conference Paper

References (20)

1. Tensilica Inc., "http://www.tensilica.com."
2. MIPS Technologies, Inc., "http://www.mips.com."
3. Altera Corp., "http://www.altera.com."
4. Toshiba Corporation, "http://www.mepcore.com."
5. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. the 40th Design Automation Conference (DAC), pp. 256-261.
6. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "A scalable application-specific processor synthesis methodology," in Proc. the 2003 IEEE/ACM international conference on Computer-aided design, pp. 283-290.
7. N. T. Clark, H. Zhong, and S. A. Mahlke, "Automated custom instruction generation for domain-specific processor acceleration," IEEE Transactions on Computers, vol. 54, no. 10, pp. 1258-1270.
8. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne, "ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement," in Proc. Design, Automation, and Test in Europe (DATE'05), pp. 1246-1251.
9. P. Yu and T. Mitra, "Characterizing embedded applications for instruction-set extensible processors," in Proc. the 41st Design Automation Conference (DAC), pp. 723-728.
10. J. Cong, G. Han, and Z. Zhang, "Architecture and Compilation for Data Bandwidth Improvement in Configurable Embedded Processors," in Proc. the 2005 IEEE/ACM international conference on Computer-aided design, pp. 263-270.
11. R. Jayaseelan, H. Liu, and T. Mitra, "Exploiting forwarding to improve data bandwidth of instruction-set extensions," in Proc. the 43rd Design Automation Conference (DAC), pp. 43-48.
12. L. Pozzi and P. Ienne, "Exploiting pipelining to relax register-file port constraints of instruction-set extensions," in Proc. the 2005 international conference on Compilers, architectures and synthesis for embedded systems (CASES), pp. 2-10.
13. P. Brisk, A. Kaplan, and M. Sarrafzadeh, "Area-efficient instruction set synthesis for reconfigurable system-on-chip designs," in Proc. the 41st Design Automation Conference (DAC), pp. 395-400.
14. Altera Corp., "Nios II Custom Instruction User Guide."
15. K. Atasu, G. Dundar, and C. Ozturan, "An integer linear programming approach for identifying instruction-set extensions," in Proc. the 3rd IEEE/ACM/IFIP international conference on Hardware/software code-sign and system synthesis (CODES-ISSS), pp. 172-177.
16. P. Yu and T. Mitra, "Disjoint Pattern Enumeration for Custom Instructions Identification," in Proc. Field Programmable Logic and Applications (FPL), 2007, pp. 273-278.
17. D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, 1992.
18. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of asic's," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 8, no. 6, pp. 661-679.
19. C.-Y. Huang, Y.-S. Chen, Y.-L. Lin, and Y.-C. Hsu, "Data path allocation based on bipartite weighted matching," in Proc. the 27th Design Automation Conference (DAC), 1990, pp. 499-504.
20. XviD, "http://www.xvid.org."